From: Sathyanarayanan Kuppuswamy <sathyanarayanan.kuppuswamy@linux.intel.com>
To: Mika Westerberg <mika.westerberg@linux.intel.com>,
Bjorn Helgaas <bhelgaas@google.com>
Cc: linux-pci@vger.kernel.org
Subject: Re: [PATCH] PCI/portdrv: Do not require an interrupt for all AER capable ports
Date: Sun, 27 Nov 2022 22:28:41 -0800 [thread overview]
Message-ID: <07c7fcb0-80d5-b29e-2dd3-11fb9b73cfd7@linux.intel.com> (raw)
In-Reply-To: <20221124093519.85363-1-mika.westerberg@linux.intel.com>
On 11/24/22 1:35 AM, Mika Westerberg wrote:
> Only Root Ports and Event Collectors use MSI for AER. PCIe Switch ports
> or endpoints on the other hand only send messages (that get collected by
> the former). For this reason do not require PCIe switch ports and
> endpoints to use interrupt if they support AER.
>
> This allows portdrv to attach to recent Intel PCIe switch ports that
> don't declare MSI or legacy interrupts.
"Recent" looks vague. Maybe you can be more specific here.
Otherwise, it looks good to me.
>
> Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
> ---
> drivers/pci/pcie/portdrv_core.c | 15 ++++++++++++++-
> 1 file changed, 14 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/pci/pcie/portdrv_core.c b/drivers/pci/pcie/portdrv_core.c
> index 1ac7fec47d6f..1b1c386e50c4 100644
> --- a/drivers/pci/pcie/portdrv_core.c
> +++ b/drivers/pci/pcie/portdrv_core.c
> @@ -164,7 +164,7 @@ static int pcie_port_enable_irq_vec(struct pci_dev *dev, int *irqs, int mask)
> */
> static int pcie_init_service_irqs(struct pci_dev *dev, int *irqs, int mask)
> {
> - int ret, i;
> + int ret, i, type;
>
> for (i = 0; i < PCIE_PORT_DEVICE_MAXSERVICES; i++)
> irqs[i] = -1;
> @@ -177,6 +177,19 @@ static int pcie_init_service_irqs(struct pci_dev *dev, int *irqs, int mask)
> if ((mask & PCIE_PORT_SERVICE_PME) && pcie_pme_no_msi())
> goto legacy_irq;
>
> + /*
> + * Only root ports and event collectors use MSI for errors. Endpoints,
> + * switch ports send messages to them but don't use MSI for that (PCIe
> + * 5.0 sec 6.2.3.2).
> + */
> + type = pci_pcie_type(dev);
> + if ((mask & PCIE_PORT_SERVICE_AER) &&
> + type != PCI_EXP_TYPE_ROOT_PORT && type != PCI_EXP_TYPE_RC_EC)
> + mask &= ~PCIE_PORT_SERVICE_AER;
> +
> + if (!mask)
> + return 0;
> +
> /* Try to use MSI-X or MSI if supported */
> if (pcie_port_enable_irq_vec(dev, irqs, mask) == 0)
> return 0;
--
Sathyanarayanan Kuppuswamy
Linux Kernel Developer
next prev parent reply other threads:[~2022-11-28 6:28 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-24 9:35 [PATCH] PCI/portdrv: Do not require an interrupt for all AER capable ports Mika Westerberg
2022-11-28 6:28 ` Sathyanarayanan Kuppuswamy [this message]
2022-11-28 7:37 ` Mika Westerberg
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=07c7fcb0-80d5-b29e-2dd3-11fb9b73cfd7@linux.intel.com \
--to=sathyanarayanan.kuppuswamy@linux.intel.com \
--cc=bhelgaas@google.com \
--cc=linux-pci@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).