From: Dongdong Liu <liudongdong3@huawei.com>
To: <helgaas@kernel.org>
Cc: <linux-pci@vger.kernel.org>, <wangzhou1@hisilicon.com>,
<gabriele.paoloni@huawei.com>, <charles.chenxin@huawei.com>,
<linuxarm@huawei.com>, Dongdong Liu <liudongdong3@huawei.com>
Subject: [PATCH 2/3] PCI: Set pdev->no_msi=1 for HiSilicon Hip06/Hip07 host controllers
Date: Thu, 12 Jan 2017 14:28:23 +0800 [thread overview]
Message-ID: <1484202504-96686-3-git-send-email-liudongdong3@huawei.com> (raw)
In-Reply-To: <1484202504-96686-1-git-send-email-liudongdong3@huawei.com>
The PCIe root port in Hip06/Hip07 SoCs does not support MSI/MSI-X,
it can only transfer MSI/MSI-X from EP, so we add the quirk to
set root port pdev->no_msi = 1.
Signed-off-by: Dongdong Liu <liudongdong3@huawei.com>
Reviewed-by: Gabriele Paoloni <gabriele.paoloni@huawei.com>
Reviewed-by: Zhou Wang <wangzhou1@hisilicon.com>
---
drivers/pci/quirks.c | 1 +
include/linux/pci_ids.h | 3 +++
2 files changed, 4 insertions(+)
diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
index 1800bef..20cbdae 100644
--- a/drivers/pci/quirks.c
+++ b/drivers/pci/quirks.c
@@ -1634,6 +1634,7 @@ static void quirk_pcie_mch(struct pci_dev *pdev)
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7520_MCH, quirk_pcie_mch);
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7320_MCH, quirk_pcie_mch);
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7525_MCH, quirk_pcie_mch);
+DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_HUAWEI, PCI_DEVICE_ID_HISILICON_1610, quirk_pcie_mch);
/*
diff --git a/include/linux/pci_ids.h b/include/linux/pci_ids.h
index 73dda0e..9cc4720 100644
--- a/include/linux/pci_ids.h
+++ b/include/linux/pci_ids.h
@@ -3054,4 +3054,7 @@
#define PCI_VENDOR_ID_OCZ 0x1b85
+#define PCI_VENDOR_ID_HUAWEI 0x19e5
+#define PCI_DEVICE_ID_HISILICON_1610 0x1610
+
#endif /* _LINUX_PCI_IDS_H */
--
1.9.1
next prev parent reply other threads:[~2017-01-12 6:28 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-12 6:28 [PATCH 0/3] PCI:hisi: Add DT almost ECAM support for HiSilicon Hip06/Hip07 host controllers Dongdong Liu
2017-01-12 6:28 ` [PATCH 1/3] " Dongdong Liu
2017-02-03 20:40 ` Bjorn Helgaas
2017-02-03 21:00 ` Bjorn Helgaas
2017-02-04 3:30 ` Dongdong Liu
2017-01-12 6:28 ` Dongdong Liu [this message]
2017-02-03 20:42 ` [PATCH 2/3] PCI: Set pdev->no_msi=1 " Bjorn Helgaas
2017-02-04 3:37 ` Dongdong Liu
2017-02-05 0:38 ` Bjorn Helgaas
2017-02-06 0:38 ` Dongdong Liu
2017-01-12 6:28 ` [PATCH 3/3] PCI: generic: Fix the bug of pci_fixup_irqs() for arm64 platform Dongdong Liu
2017-02-03 20:45 ` Bjorn Helgaas
2017-02-06 14:08 ` Lorenzo Pieralisi
2017-02-07 21:46 ` Bjorn Helgaas
2017-02-08 9:58 ` Lorenzo Pieralisi
2017-01-23 10:29 ` [PATCH 0/3] PCI:hisi: Add DT almost ECAM support for HiSilicon Hip06/Hip07 host controllers Dongdong Liu
2017-02-03 21:04 ` Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1484202504-96686-3-git-send-email-liudongdong3@huawei.com \
--to=liudongdong3@huawei.com \
--cc=charles.chenxin@huawei.com \
--cc=gabriele.paoloni@huawei.com \
--cc=helgaas@kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=wangzhou1@hisilicon.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).