From: Ryder Lee <ryder.lee@mediatek.com>
To: "Honghui Zhang (张洪辉)" <Honghui.Zhang@mediatek.com>
Cc: "Youlin Pei (裴友林)" <youlin.pei@mediatek.com>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"Hongkun Cao (曹洪坤)" <Hongkun.Cao@mediatek.com>,
"lorenzo.pieralisi@arm.com" <lorenzo.pieralisi@arm.com>,
"marc.zyngier@arm.com" <marc.zyngier@arm.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"Sean Wang (王志亘)" <sean.wang@mediatek.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"Yong Wu (吴勇)" <Yong.Wu@mediatek.com>,
"matthias.bgg@gmail.com" <matthias.bgg@gmail.com>,
"linux-mediatek@lists.infradead.org"
<linux-mediatek@lists.infradead.org>,
"Xinping Qian (钱新平)" <xinping.qian@mediatek.com>,
"bhelgaas@google.com" <bhelgaas@google.com>,
"Yingjoe Chen (??英洲)" <Yingjoe.Chen@mediatek.com>,
"Eddie Huang (?S?ǂ?)" <eddie.huang@mediatek.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v6 0/2] PCI: mediatek: Fixups for the IRQ handle routine and MT7622's class code
Date: Mon, 30 Apr 2018 10:02:26 +0800 [thread overview]
Message-ID: <1525053746.5013.8.camel@mtkswgap22> (raw)
In-Reply-To: <1524201910-22836-1-git-send-email-honghui.zhang@mediatek.com>
T24gRnJpLCAyMDE4LTA0LTIwIGF0IDEzOjI1ICswODAwLCBIb25naHVpIFpoYW5nICjlvKDmtKro
vokpIHdyb3RlOgo+IEZyb206IEhvbmdodWkgWmhhbmcgPGhvbmdodWkuemhhbmdAbWVkaWF0ZWsu
Y29tPgo+IAo+IFR3byBmaXh1cHMgZm9yIG1lZGlhdGVrJ3MgaG9zdCBicmlkZ2U6Cj4gVGhlIGZp
cnN0IHBhdGNoIGZpeHVwIGNsYXNzIHR5cGUgYW5kIHZlbmRvciBJRCBmb3IgTVQ3NjIyLgo+IFRo
ZSBzZWNvbmQgcGF0Y2ggZml4dXAgdGhlIElSUSBoYW5kbGUgcm91dGluZSBieSB1c2luZyBpcnFf
Y2hpcCBzb2x1dGlvbgo+IHRvIGF2b2lkIElSUSByZWVudHJ5IHdoaWNoIG1heSBleGlzdCBmb3Ig
Ym90aCBNVDI3MTIgYW5kIE1UNzYyMi4KPiAKPiBDaGFuZ2Ugc2luY2UgdjU6Cj4gIC0gTWFrZSB0
aGUgY29tbWVudHMgY29uc2lzdGVuZCB3aXRoIHRoZSBjb2RlIG1vZGlmaWNhdGlvbiBpbiB0aGUg
Zmlyc3QgcGF0Y2guCj4gIC0gVXNpbmcgd3JpdGV3IHRvIHBlcmZvcm1pbmcgYSAxNi1iaXQgd3Jp
dGUuCj4gIC0gVXNpbmcgaXJxX2NoaXAgc29sdXRpb24gdG8gZml4IHRoZSBJUlEgaXNzdWUuCj4g
Cj4gVGhlIHY1IHBhdGNoc2V0IGNvdWxkIGJlIGZvdW5kIGluOgo+ICBodHRwczovL3BhdGNod29y
ay5rZXJuZWwub3JnL3BhdGNoLzEwMTMzMzAzCj4gIGh0dHBzOi8vcGF0Y2h3b3JrLmtlcm5lbC5v
cmcvcGF0Y2gvMTAxMzMzMDUKPiAKPiBDaGFuZ2Ugc2luY2UgdjQ6Cj4gIC0gT25seSBzZXR1cCB2
ZW5kb3IgSUQgZm9yIE1UNzYyMiwgaWdvcm5pbmcgdGhlIGRldmljZSBJRCBzaW5jZSBtZWRpYXRl
aydzCj4gICAgaG9zdCBicmlkZ2UgZHJpdmVyIGRvZXMgbm90IGNhcmVzIGFib3V0IHRoZSBkZXZp
Y2UgSUQuCj4gCj4gQ2hhbmdlIHNpbmNlIHYzOgo+ICAtIFNldHVwIHRoZSBjbGFzcyB0eXBlIGFu
ZCB2ZW5kb3IgSUQgYXQgdGhlIGJlZ2lubmluZyBvZiBzdGFydHVwIGluc3RlYWQKPiAgICBvZiBp
biBhIHF1aXJrLgo+ICAtIEFkZCBtZWRpYXRlaydzIHZlbmRvciBJRCwgaXQgY291bGQgYmUgZm91
bmQgaW46Cj4gICAgaHR0cHM6Ly9wY2lzaWcuY29tL21lbWJlcnNoaXAvbWVtYmVyLWNvbXBhbmll
cz9jb21iaW5lPSZwYWdlPTQKPiAKPiBDaGFuZ2Ugc2luY2UgdjI6Cj4gIC0gTW92ZSB0aGUgaW5p
dGlhbGl6ZSBvZiB0aGUgaXRlcmF0ZSBiZWZvcmUgdGhlIGxvb3AgdG8gZml4IGFuCj4gICAgSU5U
eCBJUlEgaXNzdWUgaW4gdGhlIGZpcnN0IHBhdGNoCj4gCj4gQ2hhbmdlIHNpbmNlIHYxOgo+ICAt
IEFkZCB0aGUgc2Vjb25kIHBhdGNoLgo+ICAtIE1ha2UgdGhlIGZpcnN0IHBhdGNoJ3MgY29tbWl0
IG1lc3NhZ2UgbW9yZSBzdGFuZGFyZC4KPiBIb25naHVpIFpoYW5nICgyKToKPiAgIFBDSTogbWVk
aWF0ZWs6IFNldCB1cCB2ZW5kb3IgSUQgYW5kIGNsYXNzIHR5cGUgZm9yIE1UNzYyMgo+ICAgUENJ
OiBtZWRpYXRlazogVXNpbmcgY2hhaW5lZCBJUlEgdG8gc2V0dXAgSVJRIGhhbmRsZQo+IAo+ICBk
cml2ZXJzL3BjaS9ob3N0L3BjaWUtbWVkaWF0ZWsuYyB8IDIyMCArKysrKysrKysrKysrKysrKysr
KysrKy0tLS0tLS0tLS0tLS0tLS0KPiAgaW5jbHVkZS9saW51eC9wY2lfaWRzLmggICAgICAgICAg
fCAgIDIgKwo+ICAyIGZpbGVzIGNoYW5nZWQsIDEzMyBpbnNlcnRpb25zKCspLCA4OSBkZWxldGlv
bnMoLSkKCgpBY2tlZC1ieTogUnlkZXIgTGVlIDxyeWRlci5sZWVAbWVkaWF0ZWsuY29tPiBmb3Ig
dGhlIHNlcmllcy4KClRoYW5rcwoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1rZXJu
ZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFu
L2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK
prev parent reply other threads:[~2018-04-30 2:02 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-20 5:25 [PATCH v6 0/2] PCI: mediatek: Fixups for the IRQ handle routine and MT7622's class code honghui.zhang
2018-04-20 5:25 ` [PATCH v6 1/2] PCI: mediatek: Set up vendor ID and class type for MT7622 honghui.zhang
2018-04-20 5:25 ` [PATCH 2/2] PCI: mediatek: Using chained IRQ to setup IRQ handle honghui.zhang
2018-04-30 11:03 ` Marc Zyngier
2018-05-02 9:41 ` Honghui Zhang
2018-05-02 10:09 ` Marc Zyngier
2018-05-03 9:41 ` Honghui Zhang
2018-05-03 13:05 ` Marc Zyngier
2018-05-04 3:25 ` Honghui Zhang
2018-04-30 2:02 ` Ryder Lee [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1525053746.5013.8.camel@mtkswgap22 \
--to=ryder.lee@mediatek.com \
--cc=Honghui.Zhang@mediatek.com \
--cc=Hongkun.Cao@mediatek.com \
--cc=Yingjoe.Chen@mediatek.com \
--cc=Yong.Wu@mediatek.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=eddie.huang@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=marc.zyngier@arm.com \
--cc=matthias.bgg@gmail.com \
--cc=sean.wang@mediatek.com \
--cc=xinping.qian@mediatek.com \
--cc=youlin.pei@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).