From: Guo Chao <yan@linux.vnet.ibm.com>
To: Bjorn Helgaas <bhelgaas@google.com>
Cc: Yinghai Lu <yinghai@kernel.org>,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
Gu Zheng <guz.fnst@cn.fujitsu.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v2 08/10] PCI: Try best to allocate pref mmio 64bit above 4g
Date: Tue, 26 Nov 2013 14:59:44 +0800 [thread overview]
Message-ID: <20131126065944.GA13781@yanx> (raw)
In-Reply-To: <CAErSpo5bxRJpiO8QmEQBkRGGKkTOEjnQBFRsZJG8CsaJ5JJkJg@mail.gmail.com>
Hi, Bjorn:
On Mon, Nov 25, 2013 at 09:17:11PM -0700, Bjorn Helgaas wrote:
> On Mon, Nov 25, 2013 at 6:28 PM, Yinghai Lu <yinghai@kernel.org> wrote:
> > When one of children resources does not support MEM_64, MEM_64 for
> > bridge get reset, so pull down whole pref resource on the bridge under 4G.
> >
> > If the bridge support pref mem 64, will only allocate that with pref mem64 to
> > children that support it.
> > For children resources if they only support pref mem 32, will allocate them
> > from non pref mem instead.
> >
> > If the bridge only support 32bit pref mmio, will still have all children pref
> > mmio under that.
>
> I can't figure out if this is supposed to fix a problem, and if so,
> what problem it is. Can you include a URL for a bugzilla or other
> problem description?
>
This is intended to fix resource allocation problem when we expose
64-bit MMIO window in PowerNV platform. Please see issue 3 in:
http://www.spinics.net/lists/linux-pci/msg26472.html
Without this, any 32-bit prefetchable BARs will pull down the
prefetahable window to allocate resource from 32-bit non-prefetchable
range, preventing 64-bit MMIO from being used at all.
What's worse, in some machines, 32-bit range is too small to provide
fall back space for prefetchable window, causing all prefetchable
BAR failing to get address.
64-bit MMIO on PowerNV is still pending (but definitely in plan).
So if no one else complained, it seems not fix any problems in upstream.
Thanks,
Guo Chao
> > -v2: Add release bridge res support with bridge mem res for pref_mem children res.
> > -v3: refresh and make it can be applied early before for_each_dev_res patchset.
> >
> > Signed-off-by: Yinghai Lu <yinghai@kernel.org>
> > Tested-by: Guo Chao <yan@linux.vnet.ibm.com>
> > ---
> > drivers/pci/setup-bus.c | 133 ++++++++++++++++++++++++++++++++----------------
> > drivers/pci/setup-res.c | 14 ++++-
> > 2 files changed, 101 insertions(+), 46 deletions(-)
> >
> > diff --git a/drivers/pci/setup-bus.c b/drivers/pci/setup-bus.c
> > index 219a410..b98419e 100644
> > --- a/drivers/pci/setup-bus.c
> > +++ b/drivers/pci/setup-bus.c
> > @@ -711,12 +711,11 @@ static void pci_bridge_check_ranges(struct pci_bus *bus)
> > bus resource of a given type. Note: we intentionally skip
> > the bus resources which have already been assigned (that is,
> > have non-NULL parent resource). */
> > -static struct resource *find_free_bus_resource(struct pci_bus *bus, unsigned long type)
> > +static struct resource *find_free_bus_resource(struct pci_bus *bus,
> > + unsigned long type_mask, unsigned long type)
> > {
> > int i;
> > struct resource *r;
> > - unsigned long type_mask = IORESOURCE_IO | IORESOURCE_MEM |
> > - IORESOURCE_PREFETCH;
> >
> > pci_bus_for_each_resource(bus, r, i) {
> > if (r == &ioport_resource || r == &iomem_resource)
> > @@ -813,7 +812,8 @@ static void pbus_size_io(struct pci_bus *bus, resource_size_t min_size,
> > resource_size_t add_size, struct list_head *realloc_head)
> > {
> > struct pci_dev *dev;
> > - struct resource *b_res = find_free_bus_resource(bus, IORESOURCE_IO);
> > + struct resource *b_res = find_free_bus_resource(bus, IORESOURCE_IO,
> > + IORESOURCE_IO);
> > resource_size_t size = 0, size0 = 0, size1 = 0;
> > resource_size_t children_add_size = 0;
> > resource_size_t min_align, align;
> > @@ -913,15 +913,16 @@ static inline resource_size_t calculate_mem_align(resource_size_t *aligns,
> > * guarantees that all child resources fit in this size.
> > */
> > static int pbus_size_mem(struct pci_bus *bus, unsigned long mask,
> > - unsigned long type, resource_size_t min_size,
> > - resource_size_t add_size,
> > - struct list_head *realloc_head)
> > + unsigned long type, unsigned long type2,
> > + resource_size_t min_size, resource_size_t add_size,
> > + struct list_head *realloc_head)
> > {
> > struct pci_dev *dev;
> > resource_size_t min_align, align, size, size0, size1;
> > resource_size_t aligns[12]; /* Alignments from 1Mb to 2Gb */
> > int order, max_order;
> > - struct resource *b_res = find_free_bus_resource(bus, type);
> > + struct resource *b_res = find_free_bus_resource(bus,
> > + mask | IORESOURCE_PREFETCH, type);
> > unsigned int mem64_mask = 0;
> > resource_size_t children_add_size = 0;
> >
> > @@ -942,7 +943,8 @@ static int pbus_size_mem(struct pci_bus *bus, unsigned long mask,
> > struct resource *r = &dev->resource[i];
> > resource_size_t r_size;
> >
> > - if (r->parent || (r->flags & mask) != type)
> > + if (r->parent || ((r->flags & mask) != type &&
> > + (r->flags & mask) != type2))
> > continue;
> > r_size = resource_size(r);
> > #ifdef CONFIG_PCI_IOV
> > @@ -1115,8 +1117,9 @@ void __ref __pci_bus_size_bridges(struct pci_bus *bus,
> > struct list_head *realloc_head)
> > {
> > struct pci_dev *dev;
> > - unsigned long mask, prefmask;
> > + unsigned long mask, prefmask, type2 = 0;
> > resource_size_t additional_mem_size = 0, additional_io_size = 0;
> > + struct resource *b_res;
> >
> > list_for_each_entry(dev, &bus->devices, bus_list) {
> > struct pci_bus *b = dev->subordinate;
> > @@ -1161,15 +1164,31 @@ void __ref __pci_bus_size_bridges(struct pci_bus *bus,
> > has already been allocated by arch code, try
> > non-prefetchable range for both types of PCI memory
> > resources. */
> > + b_res = &bus->self->resource[PCI_BRIDGE_RESOURCES];
> > mask = IORESOURCE_MEM;
> > prefmask = IORESOURCE_MEM | IORESOURCE_PREFETCH;
> > - if (pbus_size_mem(bus, prefmask, prefmask,
> > + if (b_res[2].flags & IORESOURCE_MEM_64) {
> > + prefmask |= IORESOURCE_MEM_64;
> > + if (pbus_size_mem(bus, prefmask, prefmask, prefmask,
> > realloc_head ? 0 : additional_mem_size,
> > - additional_mem_size, realloc_head))
> > - mask = prefmask; /* Success, size non-prefetch only. */
> > - else
> > - additional_mem_size += additional_mem_size;
> > - pbus_size_mem(bus, mask, IORESOURCE_MEM,
> > + additional_mem_size, realloc_head)) {
> > + /* Success, size non-pref64 only. */
> > + mask = prefmask;
> > + type2 = prefmask & ~IORESOURCE_MEM_64;
> > + }
> > + }
> > + if (!type2) {
> > + prefmask &= ~IORESOURCE_MEM_64;
> > + if (pbus_size_mem(bus, prefmask, prefmask, prefmask,
> > + realloc_head ? 0 : additional_mem_size,
> > + additional_mem_size, realloc_head)) {
> > + /* Success, size non-prefetch only. */
> > + mask = prefmask;
> > + } else
> > + additional_mem_size += additional_mem_size;
> > + type2 = IORESOURCE_MEM;
> > + }
> > + pbus_size_mem(bus, mask, IORESOURCE_MEM, type2,
> > realloc_head ? 0 : additional_mem_size,
> > additional_mem_size, realloc_head);
> > break;
> > @@ -1255,42 +1274,66 @@ static void __ref __pci_bridge_assign_resources(const struct pci_dev *bridge,
> > static void pci_bridge_release_resources(struct pci_bus *bus,
> > unsigned long type)
> > {
> > - int idx;
> > - bool changed = false;
> > - struct pci_dev *dev;
> > + struct pci_dev *dev = bus->self;
> > struct resource *r;
> > unsigned long type_mask = IORESOURCE_IO | IORESOURCE_MEM |
> > - IORESOURCE_PREFETCH;
> > + IORESOURCE_PREFETCH | IORESOURCE_MEM_64;
> > + unsigned old_flags = 0;
> > + struct resource *b_res;
> > + int idx = 1;
> >
> > - dev = bus->self;
> > - for (idx = PCI_BRIDGE_RESOURCES; idx <= PCI_BRIDGE_RESOURCE_END;
> > - idx++) {
> > - r = &dev->resource[idx];
> > - if ((r->flags & type_mask) != type)
> > - continue;
> > - if (!r->parent)
> > - continue;
> > - /*
> > - * if there are children under that, we should release them
> > - * all
> > - */
> > - release_child_resources(r);
> > - if (!release_resource(r)) {
> > - dev_printk(KERN_DEBUG, &dev->dev,
> > - "resource %d %pR released\n", idx, r);
> > - /* keep the old size */
> > - r->end = resource_size(r) - 1;
> > - r->start = 0;
> > - r->flags = 0;
> > - changed = true;
> > - }
> > - }
> > + b_res = &dev->resource[PCI_BRIDGE_RESOURCES];
> > +
> > + /*
> > + * 1. if there is io port assign fail, will release bridge
> > + * io port.
> > + * 2. if there is non pref mmio assign fail, release bridge
> > + * nonpref mmio.
> > + * 3. if there is 64bit pref mmio assign fail, and bridge pref
> > + * is 64bit, release bridge pref mmio.
> > + * 4. if there is pref mmio assign fail, and bridge pref is
> > + * 32bit mmio, release bridge pref mmio
> > + * 5. if there is pref mmio assign fail, and bridge pref is not
> > + * assigned, release bridge nonpref mmio.
> > + */
> > + if (type & IORESOURCE_IO)
> > + idx = 0;
> > + else if (!(type & IORESOURCE_PREFETCH))
> > + idx = 1;
> > + else if ((type & IORESOURCE_MEM_64) &&
> > + (b_res[2].flags & IORESOURCE_MEM_64))
> > + idx = 2;
> > + else if (!(b_res[2].flags & IORESOURCE_MEM_64) &&
> > + (b_res[2].flags & IORESOURCE_PREFETCH))
> > + idx = 2;
> > + else
> > + idx = 1;
> > +
> > + r = &b_res[idx];
> > +
> > + if (!r->parent)
> > + return;
> > +
> > + /*
> > + * if there are children under that, we should release them
> > + * all
> > + */
> > + release_child_resources(r);
> > + if (!release_resource(r)) {
> > + type = old_flags = r->flags & type_mask;
> > + dev_printk(KERN_DEBUG, &dev->dev, "resource %d %pR released\n",
> > + PCI_BRIDGE_RESOURCES + idx, r);
> > + /* keep the old size */
> > + r->end = resource_size(r) - 1;
> > + r->start = 0;
> > + r->flags = 0;
> >
> > - if (changed) {
> > /* avoiding touch the one without PREF */
> > if (type & IORESOURCE_PREFETCH)
> > type = IORESOURCE_PREFETCH;
> > __pci_setup_bridge(bus, type);
> > + /* for next child res under same bridge */
> > + r->flags = old_flags;
> > }
> > }
> >
> > @@ -1469,7 +1512,7 @@ void pci_assign_unassigned_root_bus_resources(struct pci_bus *bus)
> > LIST_HEAD(fail_head);
> > struct pci_dev_resource *fail_res;
> > unsigned long type_mask = IORESOURCE_IO | IORESOURCE_MEM |
> > - IORESOURCE_PREFETCH;
> > + IORESOURCE_PREFETCH | IORESOURCE_MEM_64;
> > int pci_try_num = 1;
> > enum enable_type enable_local;
> >
> > diff --git a/drivers/pci/setup-res.c b/drivers/pci/setup-res.c
> > index 83c4d3b..e968412 100644
> > --- a/drivers/pci/setup-res.c
> > +++ b/drivers/pci/setup-res.c
> > @@ -208,9 +208,21 @@ static int __pci_assign_resource(struct pci_bus *bus, struct pci_dev *dev,
> >
> > /* First, try exact prefetching match.. */
> > ret = pci_bus_alloc_resource(bus, res, size, align, min,
> > - IORESOURCE_PREFETCH,
> > + IORESOURCE_PREFETCH | IORESOURCE_MEM_64,
> > pcibios_align_resource, dev);
> >
> > + if (ret < 0 &&
> > + (res->flags & (IORESOURCE_PREFETCH | IORESOURCE_MEM_64))) {
> > + /*
> > + * That failed.
> > + *
> > + * Try below 4g pref
> > + */
> > + ret = pci_bus_alloc_resource(bus, res, size, align, min,
> > + IORESOURCE_PREFETCH,
> > + pcibios_align_resource, dev);
> > + }
> > +
> > if (ret < 0 && (res->flags & IORESOURCE_PREFETCH)) {
> > /*
> > * That failed.
> > --
> > 1.8.1.4
> >
>
next prev parent reply other threads:[~2013-11-26 6:59 UTC|newest]
Thread overview: 69+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-11-26 1:28 [PATCH v2 00/10] PCI: Double removing fix and allocate 64bit mmio pref Yinghai Lu
2013-11-26 1:28 ` [PATCH v2 01/10] PCI: Use device_release_driver in pci_stop_root_bus Yinghai Lu
2013-11-27 1:09 ` Rafael J. Wysocki
2013-11-26 1:28 ` [PATCH v2 02/10] PCI: Move back pci_proc_attach_devices calling Yinghai Lu
2013-11-26 1:28 ` [PATCH v2 03/10] PCI: Move resources and bus_list releasing to pci_release_dev Yinghai Lu
2013-11-27 1:15 ` Rafael J. Wysocki
2013-11-27 2:15 ` Yinghai Lu
2013-11-26 1:28 ` [PATCH v2 04/10] PCI: Destroy pci dev only once Yinghai Lu
2013-11-26 3:38 ` Bjorn Helgaas
2013-11-26 19:34 ` Yinghai Lu
2013-11-26 20:13 ` Yinghai Lu
2013-11-27 1:24 ` Rafael J. Wysocki
2013-11-27 2:26 ` Yinghai Lu
2013-11-29 23:38 ` Rafael J. Wysocki
2013-11-29 23:45 ` Rafael J. Wysocki
2013-11-30 0:31 ` Rafael J. Wysocki
2013-11-30 21:37 ` Rafael J. Wysocki
2013-11-30 22:27 ` Yinghai Lu
2013-12-01 1:24 ` Rafael J. Wysocki
2013-12-02 1:29 ` Rafael J. Wysocki
2013-12-02 14:49 ` Rafael J. Wysocki
2013-12-05 22:40 ` Bjorn Helgaas
2013-12-06 1:21 ` Rafael J. Wysocki
2013-12-06 6:29 ` Yinghai Lu
2014-01-10 14:20 ` [PATCH 0/9] PCI: Eliminate race conditions between hotplug and sysfs rescan/remove (Was: Re: [PATCH v2 04/10] PCI: Destroy pci dev only once) Rafael J. Wysocki
2014-01-10 14:22 ` [PATCH 1/9] PCI: Global rescan-remove lock Rafael J. Wysocki
2014-01-10 14:23 ` [PATCH 2/9] ACPI / PCI: Use global PCI rescan-remove locking in PCI root hotplug Rafael J. Wysocki
2014-01-10 14:24 ` [PATCH 3/9] ACPI / hotplug / PCI: Use global PCI rescan-remove locking Rafael J. Wysocki
2014-01-10 14:25 ` [PATCH 4/9] PCMCIA / cardbus: " Rafael J. Wysocki
2014-01-10 14:26 ` [PATCH 5/9] PCI / hotplug: " Rafael J. Wysocki
2014-01-10 14:27 ` [PATCH 6/9] platform / x86: " Rafael J. Wysocki
2014-01-10 14:27 ` [PATCH 7/9] MPT / PCI: Use pci_stop_and_remove_bus_device_locked() Rafael J. Wysocki
2014-01-10 14:28 ` [PATCH 8/9] powerpc / eeh_driver: Use global PCI rescan-remove locking Rafael J. Wysocki
2014-01-15 13:36 ` [Update][PATCH " Rafael J. Wysocki
2014-01-15 17:38 ` Bjorn Helgaas
2014-01-10 14:29 ` [PATCH 9/9] Xen / PCI: " Rafael J. Wysocki
2014-01-15 18:02 ` [PATCH 0/9] PCI: Eliminate race conditions between hotplug and sysfs rescan/remove (Was: Re: [PATCH v2 04/10] PCI: Destroy pci dev only once) Bjorn Helgaas
2013-12-06 6:52 ` [PATCH v2 04/10] PCI: Destroy pci dev only once Yinghai Lu
2013-12-07 1:27 ` Rafael J. Wysocki
2013-12-08 3:31 ` Yinghai Lu
2013-12-08 3:50 ` Greg Kroah-Hartman
2013-12-09 15:24 ` Ethan Zhao
2013-12-09 19:08 ` Greg Kroah-Hartman
2013-12-10 7:43 ` Ethan Zhao
2014-01-13 1:03 ` [PATCH] PCI / remove: Check parent kobject in pci_destroy_dev() (was: Re: [PATCH v2 04/10] PCI: Destroy pci dev only once) Rafael J. Wysocki
2013-11-27 1:17 ` [PATCH v2 04/10] PCI: Destroy pci dev only once Rafael J. Wysocki
2013-11-26 1:28 ` [PATCH v2 05/10] PCI: pcibus address to resource converting take bus directly Yinghai Lu
2013-11-26 1:28 ` [PATCH v2 06/10] PCI: Add pcibios_bus_addr_to_res() Yinghai Lu
2013-11-26 1:28 ` [PATCH v2 07/10] PCI: Try to allocate mem64 above 4G at first Yinghai Lu
2013-11-26 4:15 ` Bjorn Helgaas
2013-11-26 20:14 ` Yinghai Lu
2013-11-26 1:28 ` [PATCH v2 08/10] PCI: Try best to allocate pref mmio 64bit above 4g Yinghai Lu
2013-11-26 4:17 ` Bjorn Helgaas
2013-11-26 6:59 ` Guo Chao [this message]
2013-11-26 17:53 ` Bjorn Helgaas
2013-11-26 22:00 ` Yinghai Lu
2013-11-26 22:01 ` Bjorn Helgaas
2013-11-27 0:33 ` Yinghai Lu
2013-11-26 1:28 ` [PATCH v2 09/10] PCI: Sort pci root bus resources list Yinghai Lu
2013-11-26 4:18 ` Bjorn Helgaas
2013-11-26 1:28 ` [PATCH v2 10/10] intel-gtt: Read 64bit for gmar_bus_addr Yinghai Lu
2013-11-26 3:46 ` Bjorn Helgaas
2013-11-26 19:35 ` Yinghai Lu
2013-12-11 18:48 ` Bjorn Helgaas
2013-12-11 19:58 ` Yinghai Lu
2013-12-21 0:27 ` Bjorn Helgaas
2013-12-21 1:19 ` Yinghai Lu
2013-12-21 18:50 ` Bjorn Helgaas
2013-12-23 22:33 ` Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20131126065944.GA13781@yanx \
--to=yan@linux.vnet.ibm.com \
--cc=bhelgaas@google.com \
--cc=guz.fnst@cn.fujitsu.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=rafael.j.wysocki@intel.com \
--cc=yinghai@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).