From: Bjorn Helgaas <helgaas@kernel.org>
To: Gabriele Paoloni <gabriele.paoloni@huawei.com>
Cc: pratyush.anand@gmail.com, jingoohan1@gmail.com,
linuxarm@huawei.com, linux-pci@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2] PCI: Designware: remove wrong RC memory base/limit configuration
Date: Tue, 26 Apr 2016 13:43:41 -0500 [thread overview]
Message-ID: <20160426184341.GF27803@localhost> (raw)
In-Reply-To: <1460804619-2972-1-git-send-email-gabriele.paoloni@huawei.com>
On Sat, Apr 16, 2016 at 12:03:39PM +0100, Gabriele Paoloni wrote:
> Currently dw_pcie_setup_rc configures memory base and memory
> limit in the type1 configuration header for the root complex.
> In doing so it uses the cpu address (pp->mem_base) rather than
> the bus address (pp->mem_bus_addr): this is wrong and it is
> useless since the configuration is overwritten later on when
> pci_bus_assign_resources() is called.
>
> Therefore this patch just removes this configuration from
> dw_pcie_setup_rc.
>
> Signed-off-by: Gabriele Paoloni <gabriele.paoloni@huawei.com>
Applied with Pratyush's ack to pci/host-designware for v4.7, thanks!
> ---
>
> v1 -> v2 : removed unused variables in dw_pcie_setup_rc()
>
> ---
> drivers/pci/host/pcie-designware.c | 8 --------
> 1 file changed, 8 deletions(-)
>
> diff --git a/drivers/pci/host/pcie-designware.c b/drivers/pci/host/pcie-designware.c
> index a4cccd3..e3cb1f9 100644
> --- a/drivers/pci/host/pcie-designware.c
> +++ b/drivers/pci/host/pcie-designware.c
> @@ -728,8 +728,6 @@ static struct pci_ops dw_pcie_ops = {
> void dw_pcie_setup_rc(struct pcie_port *pp)
> {
> u32 val;
> - u32 membase;
> - u32 memlimit;
>
> /* set the number of lanes */
> dw_pcie_readl_rc(pp, PCIE_PORT_LINK_CONTROL, &val);
> @@ -788,12 +786,6 @@ void dw_pcie_setup_rc(struct pcie_port *pp)
> val |= 0x00010100;
> dw_pcie_writel_rc(pp, val, PCI_PRIMARY_BUS);
>
> - /* setup memory base, memory limit */
> - membase = ((u32)pp->mem_base & 0xfff00000) >> 16;
> - memlimit = (pp->mem_size + (u32)pp->mem_base) & 0xfff00000;
> - val = memlimit | membase;
> - dw_pcie_writel_rc(pp, val, PCI_MEMORY_BASE);
> -
> /* setup command register */
> dw_pcie_readl_rc(pp, PCI_COMMAND, &val);
> val &= 0xffff0000;
> --
> 2.1.4
>
>
> --
> To unsubscribe from this list: send the line "unsubscribe linux-pci" in
> the body of a message to majordomo@vger.kernel.org
> More majordomo info at http://vger.kernel.org/majordomo-info.html
prev parent reply other threads:[~2016-04-26 18:43 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-16 11:03 [PATCH v2] PCI: Designware: remove wrong RC memory base/limit configuration Gabriele Paoloni
2016-04-19 11:27 ` Pratyush Anand
2016-04-26 18:43 ` Bjorn Helgaas [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160426184341.GF27803@localhost \
--to=helgaas@kernel.org \
--cc=gabriele.paoloni@huawei.com \
--cc=jingoohan1@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=pratyush.anand@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).