From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from shards.monkeyblade.net ([184.105.139.130]:45884 "EHLO shards.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751372AbdBFTOz (ORCPT ); Mon, 6 Feb 2017 14:14:55 -0500 Date: Mon, 06 Feb 2017 14:14:49 -0500 (EST) Message-Id: <20170206.141449.371774071782410941.davem@davemloft.net> To: David.Laight@ACULAB.COM Cc: alexander.duyck@gmail.com, netdev@vger.kernel.org, linux-pci@vger.kernel.org Subject: Re: Disabling msix interrupts From: David Miller In-Reply-To: <063D6719AE5E284EB5DD2968C1650D6DB027CB6A@AcuExch.aculab.com> References: <063D6719AE5E284EB5DD2968C1650D6DB027C936@AcuExch.aculab.com> <063D6719AE5E284EB5DD2968C1650D6DB027CB6A@AcuExch.aculab.com> Mime-Version: 1.0 Content-Type: Text/Plain; charset=us-ascii Sender: linux-pci-owner@vger.kernel.org List-ID: From: David Laight Date: Mon, 6 Feb 2017 17:23:54 +0000 > Although the 'store buffer' on the sparc cpus I used to use would > let reads overtake writes. So you did have to read back the address > of the last write - not sure about modern sparc cpus. Never would any sparc cpu do so when any of the operations involved were to "side effect" locations, as PCI config space is.