From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>,
Rob Herring <robh+dt@kernel.org>, Vinod Koul <vkoul@kernel.org>,
Kishon Vijay Abraham I <kishon@ti.com>,
Stanimir Varbanov <svarbanov@mm-sol.com>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: "Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Wilczyński" <kw@linux.com>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-phy@lists.infradead.org
Subject: [PATCH v2 00/10] qcom: add support for PCIe0 on SM8450 platform
Date: Wed, 8 Dec 2021 20:14:32 +0300 [thread overview]
Message-ID: <20211208171442.1327689-1-dmitry.baryshkov@linaro.org> (raw)
There are two different PCIe controllers and PHYs on SM8450, one having
one lane and another with two lanes. This set of patches adds support
for the first PCIe phy and controller only, support for the second PCIe
part will come later.
Changes since v1:
- Fix capitalization/wording of PCI patch subjects
- Add missing gen3x1 specification to PHY table names
----------------------------------------------------------------
Dmitry Baryshkov (10):
dt-bindings: pci: qcom: Document PCIe bindings for SM8450
dt-bindings: phy: qcom,qmp: Add SM8450 PCIe PHY bindings
phy: qcom-qmp: Add SM8450 PCIe0 PHY support
PCI: qcom: Remove redundancy between qcom_pcie and qcom_pcie_cfg
PCI: qcom: Add ddrss_sf_tbu flag
PCI: qcom: Add SM8450 PCIe support
arm64: dts: qcom: sm8450: add PCIe0 PHY node
arm64: dts: qcom: sm8450: add PCIe0 RC device
arm64: dts: qcom: sm8450-qrd: enable PCIe0 PHY device
arm64: dts: qcom: sm8450-qrd: enable PCIe0 host
.../devicetree/bindings/pci/qcom,pcie.txt | 21 ++-
.../devicetree/bindings/phy/qcom,qmp-phy.yaml | 2 +
arch/arm64/boot/dts/qcom/sm8450-qrd.dts | 14 ++
arch/arm64/boot/dts/qcom/sm8450.dtsi | 143 ++++++++++++++++++++-
drivers/pci/controller/dwc/pcie-qcom.c | 89 ++++++++-----
drivers/phy/qualcomm/phy-qcom-qmp.c | 125 ++++++++++++++++++
drivers/phy/qualcomm/phy-qcom-qmp.h | 33 +++++
7 files changed, 389 insertions(+), 38 deletions(-)
next reply other threads:[~2021-12-08 17:14 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-12-08 17:14 Dmitry Baryshkov [this message]
2021-12-08 17:14 ` [PATCH v2 01/10] dt-bindings: pci: qcom: Document PCIe bindings for SM8450 Dmitry Baryshkov
2021-12-10 8:42 ` Manivannan Sadhasivam
2021-12-08 17:14 ` [PATCH v2 02/10] dt-bindings: phy: qcom,qmp: Add SM8450 PCIe PHY bindings Dmitry Baryshkov
2021-12-08 17:14 ` [PATCH v2 03/10] phy: qcom-qmp: Add SM8450 PCIe0 PHY support Dmitry Baryshkov
2021-12-08 17:14 ` [PATCH v2 04/10] PCI: qcom: Remove redundancy between qcom_pcie and qcom_pcie_cfg Dmitry Baryshkov
2021-12-10 11:15 ` Manivannan Sadhasivam
2021-12-11 1:56 ` Dmitry Baryshkov
2021-12-08 17:14 ` [PATCH v2 05/10] PCI: qcom: Add ddrss_sf_tbu flag Dmitry Baryshkov
2021-12-10 11:22 ` Manivannan Sadhasivam
2021-12-11 1:59 ` Dmitry Baryshkov
2021-12-11 3:11 ` Manivannan Sadhasivam
2021-12-08 17:14 ` [PATCH v2 06/10] PCI: qcom: Add SM8450 PCIe support Dmitry Baryshkov
2021-12-10 11:30 ` Manivannan Sadhasivam
2021-12-11 2:01 ` Dmitry Baryshkov
2021-12-11 3:07 ` Manivannan Sadhasivam
2021-12-08 17:14 ` [PATCH v2 07/10] arm64: dts: qcom: sm8450: add PCIe0 PHY node Dmitry Baryshkov
2021-12-10 11:37 ` Manivannan Sadhasivam
2021-12-11 2:10 ` Dmitry Baryshkov
2021-12-08 17:14 ` [PATCH v2 08/10] arm64: dts: qcom: sm8450: add PCIe0 RC device Dmitry Baryshkov
2021-12-10 12:06 ` Manivannan Sadhasivam
2021-12-11 2:24 ` Dmitry Baryshkov
2021-12-12 21:34 ` Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211208171442.1327689-1-dmitry.baryshkov@linaro.org \
--to=dmitry.baryshkov@linaro.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=kishon@ti.com \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=robh+dt@kernel.org \
--cc=svarbanov@mm-sol.com \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).