linux-pci.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Bjorn Helgaas <helgaas@kernel.org>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: Andy Gross <agross@kernel.org>,
	Bjorn Andersson <bjorn.andersson@linaro.org>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzk@kernel.org>,
	Stanimir Varbanov <svarbanov@mm-sol.com>,
	Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
	Bjorn Helgaas <bhelgaas@google.com>,
	Vinod Koul <vkoul@kernel.org>,
	linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
	devicetree@vger.kernel.org
Subject: Re: [PATCH v2 2/5] PCI: dwc: Teach dwc core to parse additional MSI interrupts
Date: Sun, 24 Apr 2022 20:50:37 -0500	[thread overview]
Message-ID: <20220425015037.GA1611231@bhelgaas> (raw)
In-Reply-To: <20220423133939.2123449-3-dmitry.baryshkov@linaro.org>

On Sat, Apr 23, 2022 at 04:39:36PM +0300, Dmitry Baryshkov wrote:
> DWC driver parses a single "msi" interrupt which gets fired when the EP
> sends an MSI interrupt, however for some devices (Qualcomm) devies MSI
> vectors are handled in groups of 32 vectors. Add support for parsing
> "split" MSI interrupts.

devies?  Maybe spurious?

> In addition to the "msi" interrupt, the code will lookup the "msi2",
> "msi3", etc. IRQs and use them for the MSI group interrupts. For
> backwards compatibility with existing DTS files, the code will not error
> out if any of these interrupts is missing. Instead it will limit itself
> to the amount of MSI group IRQs declared in the DT file.
> 
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
>  .../pci/controller/dwc/pcie-designware-host.c | 23 +++++++++++++++++++
>  drivers/pci/controller/dwc/pcie-designware.h  |  1 +
>  2 files changed, 24 insertions(+)
> 
> diff --git a/drivers/pci/controller/dwc/pcie-designware-host.c b/drivers/pci/controller/dwc/pcie-designware-host.c
> index 5d90009a0f73..ce7071095006 100644
> --- a/drivers/pci/controller/dwc/pcie-designware-host.c
> +++ b/drivers/pci/controller/dwc/pcie-designware-host.c
> @@ -382,6 +382,29 @@ int dw_pcie_host_init(struct pcie_port *pp)
>  				pp->msi_irq[0] = irq;
>  			}
>  
> +			if (pp->has_split_msi_irq) {
> +				char irq_name[] = "msiXXX";
> +				int irq;
> +
> +				for (ctrl = 1; ctrl < num_ctrls; ctrl++) {
> +					if (pp->msi_irq[ctrl])
> +						continue;
> +
> +					snprintf(irq_name, sizeof(irq_name), "msi%d", ctrl + 1);
> +					irq = platform_get_irq_byname_optional(pdev, irq_name);
> +					if (irq == -ENXIO) {
> +						num_ctrls = ctrl;
> +						pp->num_vectors = num_ctrls * MAX_MSI_IRQS_PER_CTRL;
> +						dev_warn(dev, "Limiting amount of MSI irqs to %d\n", pp->num_vectors);
> +						break;
> +					}
> +					if (irq < 0)
> +						return irq;
> +
> +					pp->msi_irq[ctrl] = irq;
> +				}
> +			}

This is getting pretty deeply nested, which means it's impractical to
fit in 80 columns like the rest of the file, which means it's ripe for
refactoring to reduce the indentation.

s/amount of/number of/
s/MSI irqs/MSI IRQs/

>  			pp->msi_irq_chip = &dw_pci_msi_bottom_irq_chip;
>  
>  			ret = dw_pcie_allocate_domains(pp);
> diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
> index 9c1a38b0a6b3..3aa840a5b19c 100644
> --- a/drivers/pci/controller/dwc/pcie-designware.h
> +++ b/drivers/pci/controller/dwc/pcie-designware.h
> @@ -179,6 +179,7 @@ struct dw_pcie_host_ops {
>  
>  struct pcie_port {
>  	bool			has_msi_ctrl:1;
> +	bool			has_split_msi_irq:1;
>  	u64			cfg0_base;
>  	void __iomem		*va_cfg0_base;
>  	u32			cfg0_size;
> -- 
> 2.35.1
> 

  reply	other threads:[~2022-04-25  1:50 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-04-23 13:39 [PATCH v2 0/5] PCI: qcom: Fix higher MSI vectors handling Dmitry Baryshkov
2022-04-23 13:39 ` [PATCH v2 1/5] PCI: dwc: Convert msi_irq to the array Dmitry Baryshkov
2022-04-23 13:39 ` [PATCH v2 2/5] PCI: dwc: Teach dwc core to parse additional MSI interrupts Dmitry Baryshkov
2022-04-25  1:50   ` Bjorn Helgaas [this message]
2022-04-25 21:28     ` Dmitry Baryshkov
2022-04-25 22:27       ` Bjorn Helgaas
2022-04-23 13:39 ` [PATCH v2 3/5] PCI: qcom: Handle MSI IRQs properly Dmitry Baryshkov
2022-04-23 13:39 ` [PATCH v2 4/5] dt-bindings: pci/qcom,pcie: support additional MSI interrupts Dmitry Baryshkov
2022-04-23 17:37   ` Krzysztof Kozlowski
2022-04-25 10:32     ` Krzysztof Kozlowski
2022-04-23 13:39 ` [PATCH v2 5/5] arm64: dts: qcom: sm8250: provide " Dmitry Baryshkov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220425015037.GA1611231@bhelgaas \
    --to=helgaas@kernel.org \
    --cc=agross@kernel.org \
    --cc=bhelgaas@google.com \
    --cc=bjorn.andersson@linaro.org \
    --cc=devicetree@vger.kernel.org \
    --cc=dmitry.baryshkov@linaro.org \
    --cc=krzk@kernel.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=manivannan.sadhasivam@linaro.org \
    --cc=robh+dt@kernel.org \
    --cc=svarbanov@mm-sol.com \
    --cc=vkoul@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).