From: "Pali Rohár" <pali@kernel.org>
To: "Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Wilczyński" <kw@linux.com>
Cc: "Maciej W. Rozycki" <macro@orcam.me.uk>,
Stefan Roese <sr@denx.de>, Jim Wilson <wilson@tuliptree.org>,
David Abdurachmanov <david.abdurachmanov@gmail.com>,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 0/5] pci: Work around ASMedia ASM2824 PCIe link training failures
Date: Wed, 2 Nov 2022 00:07:09 +0100 [thread overview]
Message-ID: <20221101230709.fqlj3fxguprltyga@pali> (raw)
In-Reply-To: <20221009141434.ddijf6w76cz5ch2v@pali>
Bjorn, Krzysztof: Gentle reminder.
On Sunday 09 October 2022 16:14:34 Pali Rohár wrote:
> Bjorn, Krzysztof: could you please look at this patch series and say
> what do you think about it? It is quite strange issue for which is
> defined PCI_ANY_ID quirk... And is needs to be somehow workarounded.
>
> On Saturday 17 September 2022 13:03:05 Maciej W. Rozycki wrote:
> > Hi,
> >
> > This is v5 of the change to work around a PCIe link training phenomenon
> > where a pair of devices both capable of operating at a link speed above
> > 2.5GT/s seems unable to negotiate the link speed and continues training
> > indefinitely with the Link Training bit switching on and off repeatedly
> > and the data link layer never reaching the active state.
> >
> > This was originally observed in a configuration featuring a downstream
> > port of the ASMedia ASM2824 Gen 3 switch wired to the upstream port of the
> > Pericom PI7C9X2G304 Gen 2 switch. However in the course of review I have
> > come to the conclusion that similarly to the earlier similar change to
> > U-Boot it is indeed expected to be safe to apply this workaround to any
> > downstream port that has failed link negotiation provided that:
> >
> > 1. the port is capable of reporting the data link layer link active
> > status (because unlike U-Boot we cannot busy-loop continuously polling
> > the link training bit),
> >
> > and:
> >
> > 2. we don't attempt to lift the 2.5GT/s speed restriction, imposed as the
> > basis of the workaround, for devices not explicitly known to continue
> > working in that case.
> >
> > It is expected to be safe because the workaround is applied to a failed
> > link, that is one that does not (at the time this code is executed) work
> > anyway, so trying to bring it up cannot make the situation worse. So this
> > version of the workaround is attempted for all PCIe devices discovered,
> > and only the lifting of the 2.5GT/s speed restriction is qualified by the
> > vendor:device ID, currently one of the ASMedia ASM2824 device only.
> >
> > Broadening the scope of the quirk has in turn made it necessary to make
> > some adjustments to code elsewhere and consequently what was originally a
> > single patch has now become a small series instead.
> >
> > This has been verified with a SiFive HiFive unmatched board, booting with
> > or without the workaround activated in U-Boot, which covered both the link
> > retraining part of the quirk and the lifting of speed restriction already
> > imposed by U-Boot.
> >
> > Please see individual change descriptions for further details.
> >
> > Questions or comments? Otherwise please apply.
> >
> > Maciej
prev parent reply other threads:[~2022-11-01 23:10 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-17 12:03 [PATCH v5 0/5] pci: Work around ASMedia ASM2824 PCIe link training failures Maciej W. Rozycki
2022-09-17 12:03 ` [PATCH v5 1/5] PCI: Consistently report presence of PCIe link registers Maciej W. Rozycki
2022-11-07 21:27 ` Bjorn Helgaas
2022-09-17 12:03 ` [PATCH v5 2/5] PCI: Export `pcie_cap_has_lnkctl2' Maciej W. Rozycki
2022-09-17 12:03 ` [PATCH v5 3/5] PCI: Export PCI link retrain timeout Maciej W. Rozycki
2022-09-17 12:03 ` [PATCH v5 4/5] PCI: Execute `quirk_enable_clear_retrain_link' earlier Maciej W. Rozycki
2022-09-17 12:03 ` [PATCH v5 5/5] PCI: Work around PCIe link training failures Maciej W. Rozycki
2022-11-03 23:13 ` Bjorn Helgaas
2022-11-03 23:41 ` Pali Rohár
2022-11-04 0:01 ` Bjorn Helgaas
2022-11-09 2:57 ` Maciej W. Rozycki
2022-11-09 5:04 ` Bjorn Helgaas
2022-11-09 20:16 ` Alex Williamson
2022-11-29 9:57 ` Maciej W. Rozycki
2022-11-29 9:57 ` Maciej W. Rozycki
2022-10-09 14:14 ` [PATCH v5 0/5] pci: Work around ASMedia ASM2824 " Pali Rohár
2022-11-01 23:07 ` Pali Rohár [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221101230709.fqlj3fxguprltyga@pali \
--to=pali@kernel.org \
--cc=bhelgaas@google.com \
--cc=david.abdurachmanov@gmail.com \
--cc=kw@linux.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=macro@orcam.me.uk \
--cc=sr@denx.de \
--cc=wilson@tuliptree.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox