From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Konrad Dybcio <konrad.dybcio@linaro.org>
Cc: andersson@kernel.org, lpieralisi@kernel.org, robh@kernel.org,
kw@linux.com, krzysztof.kozlowski+dt@linaro.org,
vkoul@kernel.org, bhelgaas@google.com, kishon@kernel.org,
linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org
Subject: Re: [PATCH 05/11] ARM: dts: qcom: sdx55: Fix the unit address of PCIe EP node
Date: Thu, 23 Feb 2023 18:34:40 +0530 [thread overview]
Message-ID: <20230223130440.GB6422@workstation> (raw)
In-Reply-To: <4e61522d-075d-c77d-b1f6-c9f4c25e1cf2@linaro.org>
On Wed, Feb 22, 2023 at 05:02:08PM +0100, Konrad Dybcio wrote:
>
>
> On 22.02.2023 16:32, Manivannan Sadhasivam wrote:
> > Unit address of PCIe EP node should be 0x1c00000 as it has to match the
> > first address specified in the reg property.
> >
> > This also requires sorting the node in the ascending order.
> >
> > Fixes: 31c9ef002580 ("dt-bindings: PCI: Add Qualcomm PCIe Endpoint controller")
> Unsure, we aren't fixing the bindings..
>
Err... will fix the tag in next version.
Thanks,
Mani
>
> > Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> > ---
> For the dt change:
>
> Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
>
> Konrad
> > arch/arm/boot/dts/qcom-sdx55.dtsi | 78 +++++++++++++++----------------
> > 1 file changed, 39 insertions(+), 39 deletions(-)
> >
> > diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx55.dtsi
> > index 93d71aff3fab..e84ca795cae6 100644
> > --- a/arch/arm/boot/dts/qcom-sdx55.dtsi
> > +++ b/arch/arm/boot/dts/qcom-sdx55.dtsi
> > @@ -303,6 +303,45 @@ qpic_nand: nand-controller@1b30000 {
> > status = "disabled";
> > };
> >
> > + pcie_ep: pcie-ep@1c00000 {
> > + compatible = "qcom,sdx55-pcie-ep";
> > + reg = <0x01c00000 0x3000>,
> > + <0x40000000 0xf1d>,
> > + <0x40000f20 0xc8>,
> > + <0x40001000 0x1000>,
> > + <0x40200000 0x100000>,
> > + <0x01c03000 0x3000>;
> > + reg-names = "parf", "dbi", "elbi", "atu", "addr_space",
> > + "mmio";
> > +
> > + qcom,perst-regs = <&tcsr 0xb258 0xb270>;
> > +
> > + clocks = <&gcc GCC_PCIE_AUX_CLK>,
> > + <&gcc GCC_PCIE_CFG_AHB_CLK>,
> > + <&gcc GCC_PCIE_MSTR_AXI_CLK>,
> > + <&gcc GCC_PCIE_SLV_AXI_CLK>,
> > + <&gcc GCC_PCIE_SLV_Q2A_AXI_CLK>,
> > + <&gcc GCC_PCIE_SLEEP_CLK>,
> > + <&gcc GCC_PCIE_0_CLKREF_CLK>;
> > + clock-names = "aux", "cfg", "bus_master", "bus_slave",
> > + "slave_q2a", "sleep", "ref";
> > +
> > + interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
> > + <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
> > + interrupt-names = "global", "doorbell";
> > + reset-gpios = <&tlmm 57 GPIO_ACTIVE_LOW>;
> > + wake-gpios = <&tlmm 53 GPIO_ACTIVE_LOW>;
> > + resets = <&gcc GCC_PCIE_BCR>;
> > + reset-names = "core";
> > + power-domains = <&gcc PCIE_GDSC>;
> > + phys = <&pcie0_lane>;
> > + phy-names = "pciephy";
> > + max-link-speed = <3>;
> > + num-lanes = <2>;
> > +
> > + status = "disabled";
> > + };
> > +
> > pcie0_phy: phy@1c07000 {
> > compatible = "qcom,sdx55-qmp-pcie-phy";
> > reg = <0x01c07000 0x1c4>;
> > @@ -400,45 +439,6 @@ sdhc_1: mmc@8804000 {
> > status = "disabled";
> > };
> >
> > - pcie_ep: pcie-ep@40000000 {
> > - compatible = "qcom,sdx55-pcie-ep";
> > - reg = <0x01c00000 0x3000>,
> > - <0x40000000 0xf1d>,
> > - <0x40000f20 0xc8>,
> > - <0x40001000 0x1000>,
> > - <0x40200000 0x100000>,
> > - <0x01c03000 0x3000>;
> > - reg-names = "parf", "dbi", "elbi", "atu", "addr_space",
> > - "mmio";
> > -
> > - qcom,perst-regs = <&tcsr 0xb258 0xb270>;
> > -
> > - clocks = <&gcc GCC_PCIE_AUX_CLK>,
> > - <&gcc GCC_PCIE_CFG_AHB_CLK>,
> > - <&gcc GCC_PCIE_MSTR_AXI_CLK>,
> > - <&gcc GCC_PCIE_SLV_AXI_CLK>,
> > - <&gcc GCC_PCIE_SLV_Q2A_AXI_CLK>,
> > - <&gcc GCC_PCIE_SLEEP_CLK>,
> > - <&gcc GCC_PCIE_0_CLKREF_CLK>;
> > - clock-names = "aux", "cfg", "bus_master", "bus_slave",
> > - "slave_q2a", "sleep", "ref";
> > -
> > - interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
> > - <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
> > - interrupt-names = "global", "doorbell";
> > - reset-gpios = <&tlmm 57 GPIO_ACTIVE_LOW>;
> > - wake-gpios = <&tlmm 53 GPIO_ACTIVE_LOW>;
> > - resets = <&gcc GCC_PCIE_BCR>;
> > - reset-names = "core";
> > - power-domains = <&gcc PCIE_GDSC>;
> > - phys = <&pcie0_lane>;
> > - phy-names = "pciephy";
> > - max-link-speed = <3>;
> > - num-lanes = <2>;
> > -
> > - status = "disabled";
> > - };
> > -
> > remoteproc_mpss: remoteproc@4080000 {
> > compatible = "qcom,sdx55-mpss-pas";
> > reg = <0x04080000 0x4040>;
next prev parent reply other threads:[~2023-02-23 13:04 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-22 15:32 [PATCH 00/11] Add PCIe RC support to Qcom SDX55 SoC Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 01/11] dt-bindings: PCI: qcom: Update maintainers entry Manivannan Sadhasivam
2023-02-23 9:36 ` Krzysztof Kozlowski
2023-02-22 15:32 ` [PATCH 02/11] dt-bindings: PCI: qcom: Add iommu properties Manivannan Sadhasivam
2023-02-23 9:37 ` Krzysztof Kozlowski
2023-02-23 13:02 ` Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 03/11] dt-bindings: PCI: qcom: Add SDX55 SoC Manivannan Sadhasivam
2023-02-23 9:38 ` Krzysztof Kozlowski
2023-02-22 15:32 ` [PATCH 04/11] dt-bindings: PCI: qcom-ep: Fix the unit address used in example Manivannan Sadhasivam
2023-02-23 9:38 ` Krzysztof Kozlowski
2023-02-22 15:32 ` [PATCH 05/11] ARM: dts: qcom: sdx55: Fix the unit address of PCIe EP node Manivannan Sadhasivam
2023-02-22 16:02 ` Konrad Dybcio
2023-02-23 13:04 ` Manivannan Sadhasivam [this message]
2023-02-22 15:32 ` [PATCH 06/11] ARM: dts: qcom: sdx55: Rename pcie0_{phy/lane} to pcie_{phy/lane} Manivannan Sadhasivam
2023-02-22 16:45 ` Konrad Dybcio
2023-02-22 15:32 ` [PATCH 07/11] ARM: dts: qcom: sdx55: Add support for PCIe RC controller Manivannan Sadhasivam
2023-02-22 16:03 ` Konrad Dybcio
2023-02-22 15:32 ` [PATCH 08/11] ARM: dts: qcom: sdx55-t55: Enable PCIe RC support Manivannan Sadhasivam
2023-02-22 16:04 ` Konrad Dybcio
2023-02-22 15:32 ` [PATCH 09/11] phy: qcom-qmp-pcie: Split out EP related init sequence for SDX55 Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 10/11] phy: qcom-qmp-pcie: Add RC " Manivannan Sadhasivam
2023-02-22 15:32 ` [PATCH 11/11] PCI: qcom: Add support for SDX55 SoC Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230223130440.GB6422@workstation \
--to=manivannan.sadhasivam@linaro.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=kishon@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=robh@kernel.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).