From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 43FED2D8DDD for ; Wed, 20 Aug 2025 08:29:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755678562; cv=none; b=lLq9kSOVoLsp9pIYJ5IkFG7Zj7GajlFaxiZeSAWiC4GKNUAf5Wmmb3AuO12M98oV3CudqSYTm2r2ZKeAWOg+/BcnQxQ5hK7C4KAOLbCD78QYgN7Cs7YgsnRem/6tZp8crhvMQsUHkXujJ6QluxijxATCchlVNNPDozp20x+QzAU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1755678562; c=relaxed/simple; bh=RCqLqzAj0VbpAlvyc8i8vBnL4zMGPgKy7ycod+X79zI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=umysHX8RSCW0qxgTmLTf6lJVYDov1DjIeUCN/Kj/vP3FUhOqQjQTpE5FntNJCVYWLtiRO34I2HdKLzI/7nEhGUNz/AVzjU0GCgxR642eyAdNOoNSWdk/EeYBGc1VZkL8xBCXzCxItE2JyLkFVEDnOCiJ/kgr9I1nOhPaGH/8YtM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=APlLwN5b; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="APlLwN5b" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57K1pDuc031596 for ; Wed, 20 Aug 2025 08:29:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= JJBFPCt+L+VnPnU7H1DGRHxwQbocBi4RyukAe2zpcSA=; b=APlLwN5blKMPb1o8 SBR515M+e3z6V4MqnG9qvl8WWgkTlMYz/JHWI6dBW/BJYKNPnzHcT0jdUDCW0Rdk 81gtcBjKNGsBJ6TIo/bL6bnMZIvARlW+j/aXQs+3SaAMORSQw79dJUf3VUfTVYJD dnCB5jdz85QiNu2yvtRNHRg2G03wehAv9ID7lDD5DthEtxADlhSyipr2ipZIjp9Y XqNul/f3+G1ydSYrpLpZr4Bga/Pb6zQhD4DsZAE4iGmJXufpYCaf9pZjwlYZb8wr WakIH0yyFp58zYTIQnbmMk0tmKuu1PqsJQ+8KThjSp4o8b8zonUeO3mTsuaEToeY Zkmgfg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48n52dgy5n-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 20 Aug 2025 08:29:20 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-244581c62faso68102215ad.2 for ; Wed, 20 Aug 2025 01:29:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1755678559; x=1756283359; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JJBFPCt+L+VnPnU7H1DGRHxwQbocBi4RyukAe2zpcSA=; b=XnX4SEQgzT1b1RyH3lSgDHpZmvLqHwHTktYengyKKSg6CEX0HTIeTS7a0u74e88cEm 32oDQ+tih335kD7ap2EBYIHOdLfYrXB2ftR5Y9cOV8esoHv+BViCtCQM5McBU/R1Gae0 DF3LjfyU0AuH03JUNqWWMVhLF/rq73+4vurQlDDpL2XeuYj1CGLMCdOccWQzoyGOOb6e CqhnHl0SodpbLm6/5Yb3b8GTPMqz0THSpXoyHXm37L05j7IDIm4r647rADsXd/WA7A1G qxZvl1e72HYnNJhI5mKw4zF4poaRAlSwd728xo2PwRlAe5V7uM5rMonyPyD6o1bB88GX lwPQ== X-Forwarded-Encrypted: i=1; AJvYcCXDldqL1zdscsg5FIbxsWLl2HIkXj5p2Z4y0ckTN11rJnNyGOIbfCmjEHEz/gNysak+uDVqCfgIdNc=@vger.kernel.org X-Gm-Message-State: AOJu0Yy5YYhXNJri7ZyIDDrn076Cc5IDTEH37iP6DcYCtbVGewX2UHUK Qa4Qx9xoce0KcY+HKQcFObTTdGcqPNcWGsj4cFXmdC2P165jAzByRInIGIsvBzSfl+ZRW25ja8W 7TegacCTazJOlogpcrWjLAx2RxZZVTL9KMHrZvjEgsDjhwXagnlE/9vQyi2ppgxc= X-Gm-Gg: ASbGncv441HJfhKOUrz2/+m8AvaB8PnX+YdV+x9ykmYYy/iSb+viPIU2lWowuIWsoH3 d4tw0bGL31zIyF1GYZXJ6OPYCT1bPQFnVceP6z6wsDTXRyTA9zy96Z1DmNc1H99JS0/RcrPAlaz ec51HDrII+AfTbjOJJ7/MWdiiKggJe/5LhYUQGGpGARhC18Ut5nqPmBhyjcFVjgVXDNO+G3EJXP h4qC+3EyoA5OpTWPzGhjSKrr8t93kuoG8Ycyg7pLbcrXiDcCV/9qlfvzvRUk/7GixktjyFZYfoY rVu5mkZk1OLbxCKGoaJmoUyjYGrEeoSfabwF0J0YEGEGp+mJzvagd5GrgFGzq7u4RXm6JgGr4nA = X-Received: by 2002:a17:902:c950:b0:240:3584:6174 with SMTP id d9443c01a7336-245ef1557d1mr26588415ad.21.1755678558864; Wed, 20 Aug 2025 01:29:18 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH2FNLCe31c4QhhpjPtyR62p+yyy0HN+CAztXKtXBb/uTVv/7m1TwUNP0egRlhYzKGL2hQPuQ== X-Received: by 2002:a17:902:c950:b0:240:3584:6174 with SMTP id d9443c01a7336-245ef1557d1mr26588165ad.21.1755678558413; Wed, 20 Aug 2025 01:29:18 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-245ed53e779sm19037735ad.160.2025.08.20.01.29.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Aug 2025 01:29:18 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Wed, 20 Aug 2025 13:58:50 +0530 Subject: [PATCH v4 4/7] arm64: dts: qcom: sm8550: Add opp-level to indicate PCIe data rates Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20250820-opp_pcie-v4-4-273b8944eed0@oss.qualcomm.com> References: <20250820-opp_pcie-v4-0-273b8944eed0@oss.qualcomm.com> In-Reply-To: <20250820-opp_pcie-v4-0-273b8944eed0@oss.qualcomm.com> To: Viresh Kumar , Nishanth Menon , Stephen Boyd , "Rafael J. Wysocki" , Manivannan Sadhasivam , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Bjorn Andersson , Konrad Dybcio , Krzysztof Kozlowski , Conor Dooley Cc: linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1755678529; l=3994; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=RCqLqzAj0VbpAlvyc8i8vBnL4zMGPgKy7ycod+X79zI=; b=L5GD4S5OqH9uGalT9rHWcMkO5a+pC4X5lxTx1KJMhz3RMeEGQLlfog18M+QxVjbG3SoCXYy6K 3NhuUQzWlP6DJhMbNAoCuVzzrYhprt68D+hFNIDn34vIqlRQmH916Vz X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODIwMDAxMyBTYWx0ZWRfX1tQMimPs/Sl8 YQkh+qbzsF7VuWMqgvl9xrMh2Z7Uk6ahMgm3V0USrZ76GYlV+Exewi7khjzyO8vs0snnwurM6Hi NAW0PditBZ+4cqT95NkORvxaj/cN4g4ia10AbvccR8Rb5InaPpFzXC5lHpvI9M9NfLSnoWGfe69 Afcj/pO2oyMUlFck1q4G3ReewLTRy0SjPDnVt0fOhkGM4pU9NEcS7AHXDEvEc0i8diBYfDZVZbN gutL0quDOOAP4ZH5/lq7l8TaOr/QO8yA+ZW4pRKu+SgimR7JP3FSG8DXSLBWSEZneBL81p1Q6Om axJhzakRp99eLsmxFpZmfL8qwGP/pisA3t4AV4qWhRVC85L+iV0e0Kb6hvYVzEEMpdmgWkaa1Z1 URI2jTHPRBMTR5jUayhZiflAAVxktQ== X-Proofpoint-ORIG-GUID: Gv6ZZWh5WdBVVE7N4Bn6vfuslnuT5kZd X-Proofpoint-GUID: Gv6ZZWh5WdBVVE7N4Bn6vfuslnuT5kZd X-Authority-Analysis: v=2.4 cv=SoXJKPO0 c=1 sm=1 tr=0 ts=68a58760 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=qQkGquXN9PvF_GGjQ98A:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-20_03,2025-08-20_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 adultscore=0 lowpriorityscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 malwarescore=0 phishscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2508110000 definitions=main-2508200013 Add opp-level to indicate PCIe data rates and also define OPP enteries for each link width and data rate. Append the opp level to name of the opp node to indicate both frequency and level. Signed-off-by: Krishna Chaitanya Chundru --- arch/arm64/boot/dts/qcom/sm8550.dtsi | 63 ++++++++++++++++++++++++++++-------- 1 file changed, 49 insertions(+), 14 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 45713d46f3c52487d2638b7ab194c111f58679ce..c51489b5cd8a5e73797f9a4381bc7588259a8bf5 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -2028,38 +2028,51 @@ pcie0_opp_table: opp-table { compatible = "operating-points-v2"; /* GEN 1 x1 */ - opp-2500000 { + opp-2500000-1 { opp-hz = /bits/ 64 <2500000>; required-opps = <&rpmhpd_opp_low_svs>; opp-peak-kBps = <250000 1>; + opp-level = <1>; }; - /* GEN 1 x2 and GEN 2 x1 */ - opp-5000000 { + /* GEN 1 x2 */ + opp-5000000-1 { opp-hz = /bits/ 64 <5000000>; required-opps = <&rpmhpd_opp_low_svs>; opp-peak-kBps = <500000 1>; + opp-level = <1>; + }; + + /* GEN 2 x1 */ + opp-5000000-2 { + opp-hz = /bits/ 64 <5000000>; + required-opps = <&rpmhpd_opp_low_svs>; + opp-peak-kBps = <500000 1>; + opp-level = <2>; }; /* GEN 2 x2 */ - opp-10000000 { + opp-10000000-2 { opp-hz = /bits/ 64 <10000000>; required-opps = <&rpmhpd_opp_low_svs>; opp-peak-kBps = <1000000 1>; + opp-level = <2>; }; /* GEN 3 x1 */ - opp-8000000 { + opp-8000000-3 { opp-hz = /bits/ 64 <8000000>; required-opps = <&rpmhpd_opp_nom>; opp-peak-kBps = <984500 1>; + opp-level = <3>; }; /* GEN 3 x2 */ - opp-16000000 { + opp-16000000-3 { opp-hz = /bits/ 64 <16000000>; required-opps = <&rpmhpd_opp_nom>; opp-peak-kBps = <1969000 1>; + opp-level = <3>; }; }; @@ -2195,45 +2208,67 @@ pcie1_opp_table: opp-table { compatible = "operating-points-v2"; /* GEN 1 x1 */ - opp-2500000 { + opp-2500000-1 { opp-hz = /bits/ 64 <2500000>; required-opps = <&rpmhpd_opp_low_svs>; opp-peak-kBps = <250000 1>; + opp-level = <1>; + }; + + /* GEN 1 x2 */ + opp-5000000-1 { + opp-hz = /bits/ 64 <5000000>; + required-opps = <&rpmhpd_opp_low_svs>; + opp-peak-kBps = <500000 1>; + opp-level = <1>; }; - /* GEN 1 x2 and GEN 2 x1 */ - opp-5000000 { + /* GEN 2 x1 */ + opp-5000000-2 { opp-hz = /bits/ 64 <5000000>; required-opps = <&rpmhpd_opp_low_svs>; opp-peak-kBps = <500000 1>; + opp-level = <2>; }; /* GEN 2 x2 */ - opp-10000000 { + opp-10000000-2 { opp-hz = /bits/ 64 <10000000>; required-opps = <&rpmhpd_opp_low_svs>; opp-peak-kBps = <1000000 1>; + opp-level = <2>; }; /* GEN 3 x1 */ - opp-8000000 { + opp-8000000-3 { opp-hz = /bits/ 64 <8000000>; required-opps = <&rpmhpd_opp_nom>; opp-peak-kBps = <984500 1>; + opp-level = <3>; + }; + + /* GEN 3 x2 */ + opp-16000000-3 { + opp-hz = /bits/ 64 <16000000>; + required-opps = <&rpmhpd_opp_nom>; + opp-peak-kBps = <1969000 1>; + opp-level = <3>; }; - /* GEN 3 x2 and GEN 4 x1 */ - opp-16000000 { + /* GEN 4 x1 */ + opp-16000000-4 { opp-hz = /bits/ 64 <16000000>; required-opps = <&rpmhpd_opp_nom>; opp-peak-kBps = <1969000 1>; + opp-level = <4>; }; /* GEN 4 x2 */ - opp-32000000 { + opp-32000000-4 { opp-hz = /bits/ 64 <32000000>; required-opps = <&rpmhpd_opp_nom>; opp-peak-kBps = <3938000 1>; + opp-level = <4>; }; }; -- 2.34.1