From: Bjorn Helgaas <helgaas@kernel.org>
To: Hongxing Zhu <hongxing.zhu@nxp.com>
Cc: Frank Li <frank.li@nxp.com>,
"jingoohan1@gmail.com" <jingoohan1@gmail.com>,
"l.stach@pengutronix.de" <l.stach@pengutronix.de>,
"lpieralisi@kernel.org" <lpieralisi@kernel.org>,
"kwilczynski@kernel.org" <kwilczynski@kernel.org>,
"mani@kernel.org" <mani@kernel.org>,
"robh@kernel.org" <robh@kernel.org>,
"bhelgaas@google.com" <bhelgaas@google.com>,
"shawnguo@kernel.org" <shawnguo@kernel.org>,
"s.hauer@pengutronix.de" <s.hauer@pengutronix.de>,
"kernel@pengutronix.de" <kernel@pengutronix.de>,
"festevam@gmail.com" <festevam@gmail.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"imx@lists.linux.dev" <imx@lists.linux.dev>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v5 2/2] PCI: imx6: Add a method to handle CLKREQ# override active low
Date: Fri, 26 Sep 2025 15:24:31 -0500 [thread overview]
Message-ID: <20250926202431.GA2264754@bhelgaas> (raw)
In-Reply-To: <AS8PR04MB88335EEF20BA7FCF723F81208C1EA@AS8PR04MB8833.eurprd04.prod.outlook.com>
On Fri, Sep 26, 2025 at 03:23:43AM +0000, Hongxing Zhu wrote:
> > -----Original Message-----
> > From: Bjorn Helgaas <helgaas@kernel.org>
> > On Fri, Sep 26, 2025 at 02:19:37AM +0000, Hongxing Zhu wrote:
> > > > -----Original Message-----
> > > > From: Bjorn Helgaas <helgaas@kernel.org> On Tue, Sep 23, 2025 at
> > > > 03:39:13PM +0800, Richard Zhu wrote:
> > > > > The CLKREQ# is an open drain, active low signal that is driven low
> > > > > by the card to request reference clock. It's an optional signal
> > > > > added in PCIe CEM r4.0, sec 2. Thus, this signal wouldn't be
> > > > > driven low if it's reserved.
> > > > >
> > > > > Since the reference clock controlled by CLKREQ# may be required by
> > > > > i.MX PCIe host too. To make sure this clock is ready even when the
> > > > > CLKREQ# isn't driven low by the card(e.x the scenario described
> > > > > above), force CLKREQ# override active low for i.MX PCIe host
> > > > > during initialization.
> > > > >
> > > > > The CLKREQ# override can be cleared safely when supports-clkreq is
> > > > > present and PCIe link is up later. Because the CLKREQ# would be
> > > > > driven low by the card at this time.
> > > >
> > > > What happens if we clear the CLKREQ# override (so the host doesn't
> > > > assert it), and the link is up but the card never asserts CLKREQ#
> > > > (since it's an optional signal)?
> > > >
> > > > Does the i.MX host still work?
> > >
> > > The CLKREQ# override active low only be cleared when link is up
> > > and supports-clkreq is present. In the other words, there is a
> > > remote endpoint device, and the CLKREQ# would be driven active
> > > low by this endpoint device.
> >
> > Assume an endpoint designed to CEM r2.0. CLKREQ# doesn't exist in
> > CEM r2.0, so even if the endpoint is present and the link is up,
> > the endpoint will not assert CLKREQ#.
> >
> > Will the i.MX host still work?
> >
> > IIUC, CLKREQ# is required for ASPM L1 PM Substates. Maybe the
> > CLKREQ# override should only be cleared if the endpoint advertises
> > L1 PM Substates support?
>
> CLKREQ# override active low only be cleared when the endpoint
> advertises that it has L1 PM Substates support or it always drives
> CLKREQ# low.
What? That's not what the patch does. It calls .clr_clkreq_override()
whenever the link is up and devicetree contains 'support-clkreq'.
A device advertises L1 PM Substates support by putting the L1 PM
Substates Capability in its config space.
> > > > > static void imx_pcie_host_post_init(struct dw_pcie_rp *pp)
> > > > > dw_pcie_writel_dbi(pci, GEN3_RELATED_OFF, val);
> > > > > dw_pcie_dbi_ro_wr_dis(pci);
> > > > > }
> > > > > +
> > > > > + /* Clear CLKREQ# override if supports_clkreq is true and link is up */
> > > > > + if (dw_pcie_link_up(pci) && imx_pcie->supports_clkreq) {
> > > > > + if (imx_pcie->drvdata->clr_clkreq_override)
> > > > > + imx_pcie->drvdata->clr_clkreq_override(imx_pcie);
> > > > > + }
next prev parent reply other threads:[~2025-09-26 20:24 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-23 7:39 [PATCH v5 0/2] PCI: imx6: Add a method to handle CLKREQ# override Richard Zhu
2025-09-23 7:39 ` [PATCH v5 1/2] PCI: dwc: Invoke post_init in dw_pcie_resume_noirq() Richard Zhu
2025-09-23 7:39 ` [PATCH v5 2/2] PCI: imx6: Add a method to handle CLKREQ# override active low Richard Zhu
2025-09-25 21:57 ` Bjorn Helgaas
2025-09-26 2:19 ` Hongxing Zhu
2025-09-25 22:04 ` Bjorn Helgaas
2025-09-26 2:19 ` Hongxing Zhu
2025-09-26 2:44 ` Bjorn Helgaas
2025-09-26 3:08 ` Hongxing Zhu
2025-09-26 20:25 ` Bjorn Helgaas
2025-09-26 22:46 ` Frank Li
2025-10-03 17:21 ` Bjorn Helgaas
2025-09-26 3:23 ` Hongxing Zhu
2025-09-26 20:24 ` Bjorn Helgaas [this message]
2025-09-26 22:58 ` Frank Li
2025-09-25 17:05 ` [PATCH v5 0/2] PCI: imx6: Add a method to handle CLKREQ# override Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250926202431.GA2264754@bhelgaas \
--to=helgaas@kernel.org \
--cc=bhelgaas@google.com \
--cc=festevam@gmail.com \
--cc=frank.li@nxp.com \
--cc=hongxing.zhu@nxp.com \
--cc=imx@lists.linux.dev \
--cc=jingoohan1@gmail.com \
--cc=kernel@pengutronix.de \
--cc=kwilczynski@kernel.org \
--cc=l.stach@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=robh@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).