From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-00082601.pphosted.com (mx0a-00082601.pphosted.com [67.231.145.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F4A3202F70 for ; Tue, 10 Feb 2026 19:47:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.145.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770752857; cv=none; b=mH8mbcxjmI4no9nJg8vRu/N3eExWAGsq1VjBXxBkRqDcX/+vT3NUwQzPo1o7F60e1I2TVQtToG/HqKoh13F1CGAHtQXM3FsfFW+mwgoF0a7bOldYRJ7TSdyxIP+GH3lD3SiUtOTyHW1HWUoIJWwUkVSilX5yPL0sH6enUIFiyrk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770752857; c=relaxed/simple; bh=Zy44/LIpSi3+agiLDUKcDMJV1qfWV/Mh2KHyfM8qNUg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=iHSIp5GOokwHaXIgSK5T9GnHhfV333YP2p/xT51qJP1FaeYrbhC7Gw4JDFk5ghuE7MsAXk404hFSomYUJxM91Xo846BtJ2epvQs7cOIJ4413kEjQ0jT9+KiI2EA3fmn20E6Q9HZO8fGBpBsX2LfK45VPszWkXpdjqjPcXt6bX2E= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=meta.com; spf=pass smtp.mailfrom=meta.com; dkim=pass (2048-bit key) header.d=meta.com header.i=@meta.com header.b=e+1BrbQE; arc=none smtp.client-ip=67.231.145.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=meta.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=meta.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=meta.com header.i=@meta.com header.b="e+1BrbQE" Received: from pps.filterd (m0044010.ppops.net [127.0.0.1]) by mx0a-00082601.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 61AH2JQ23309727 for ; Tue, 10 Feb 2026 11:47:35 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=meta.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=s2048-2025-q2; bh=POD6O1akvG97jkADnL5riRKuih17v4b7P7apRIwKvXg=; b=e+1BrbQEKn4p +nxrVKU91fkzolnJY7veJA/CMebQB+CtL30K3XQ2x21O39oodqDWLGmiPQmt5N+S 5CpQsdAnIRvjJq0Vtp6z4ocoOJ2TB4xq5N4JH96dwMpQwkYr7eLxd02EsUtfhcKC eyIpt8UtZ1VSOGgRy6W4p+IdEHE8jgkthU/O6VP3mmdbS+gYQPKj0XG7pDGvwuMM kM5k2kEmmqjTDQPuOGChaUJHi8LhJC3HdNeUnP/GGD290ncImwrxbaafydX+2BZO mQTh88utZh++8VUbANF0v8lAXWkEB+msRHvEc/0jbNs1JHsu9Y1wTWOPm7fKrKmN 5IaxLgz72Q== Received: from mail.thefacebook.com ([163.114.134.16]) by mx0a-00082601.pphosted.com (PPS) with ESMTPS id 4c88qnjd9q-4 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Tue, 10 Feb 2026 11:47:35 -0800 (PST) Received: from twshared13080.31.frc3.facebook.com (2620:10d:c085:208::7cb7) by mail.thefacebook.com (2620:10d:c08b:78::2ac9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.35; Tue, 10 Feb 2026 19:47:33 +0000 Received: by devbig259.ftw1.facebook.com (Postfix, from userid 664516) id C69F5102666F6; Tue, 10 Feb 2026 11:40:20 -0800 (PST) From: Zhiping Zhang To: Jason Gunthorpe , Leon Romanovsky , Bjorn Helgaas , , , , , Keith Busch , Yochai Cohen , Yishai Hadas CC: Bjorn Helgaas , Zhiping Zhang Subject: [RFC 2/2] RMDA MLX5: get tph for p2p access when registering dmabuf mr Date: Tue, 10 Feb 2026 11:39:55 -0800 Message-ID: <20260210194014.2147481-3-zhipingz@meta.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260210194014.2147481-1-zhipingz@meta.com> References: <20260210194014.2147481-1-zhipingz@meta.com> Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-FB-Internal: Safe Content-Type: text/plain X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwMjEwMDE2MyBTYWx0ZWRfXx27zKZiWdGXg Yaug+0Ww8XK9mXCm0HVYwd6MayDyi8FbcDCNlDv0KbShLdXeLK+SooVcRERUWkaWdo9N/QJDGjv iOWKUc5j8V8kJD2J1FI/C1XAdkdGzma8Y1ZQfokedfk4pvG6BIR3hOqB0cwUpYXlCbJQtgn7Cur 1q74XP7pVrvUqyPfoyGUSP95ruMG+4d9DUgOU/o5XB7wrlRMMpxtjtRfYFlPG8UZTNIEDlc+eGu cckzPVRLE5isvl0lfLv9ufcAtQsgTbMLvPtz9cYbAlLnlOBmGV5N4cZbcZeh0E1pfr8E2+/3eD7 GiDjcEWefdkGmut4hWxAeLIBlQjrjjO+0euXOMghYvP+1OCijF3mw73RJXOOhFyGOwjWZb7l005 D3Uk/7gzQvCK/I2IXjLSEeHxkncrR2S5hqlN2GMJFudJ9QDTWLmHQmzyCHRmQWnav4xLW5cA4Jb NNhkHTAK4jAWc8a/c2g== X-Authority-Analysis: v=2.4 cv=POkCOPqC c=1 sm=1 tr=0 ts=698b8b57 cx=c_pps a=CB4LiSf2rd0gKozIdrpkBw==:117 a=CB4LiSf2rd0gKozIdrpkBw==:17 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=VabnemYjAAAA:8 a=tOZ8yR1yUuKf9aCP_icA:9 a=gKebqoRLp9LExxC7YDUY:22 X-Proofpoint-ORIG-GUID: rZS0KmhanwLtbdQDqmA81XOhj-AgzWB5 X-Proofpoint-GUID: rZS0KmhanwLtbdQDqmA81XOhj-AgzWB5 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-02-10_03,2026-02-10_02,2025-10-01_01 The patch adds a local function to check and get tph info when available = during dmabuf mr registration. Note the DMAH workflow for CPU still takes preced= ence in the process. Currently, it only works with the direct st_mode. Compatibil= ity with other st_modes will be added in the formal patch set. Signed-off-by: Zhiping Zhang --- drivers/infiniband/hw/mlx5/mr.c | 30 ++++++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/drivers/infiniband/hw/mlx5/mr.c b/drivers/infiniband/hw/mlx5= /mr.c index 325fa04cbe8a..c3eb5b24ef29 100644 --- a/drivers/infiniband/hw/mlx5/mr.c +++ b/drivers/infiniband/hw/mlx5/mr.c @@ -46,6 +46,8 @@ #include "data_direct.h" #include "dmah.h" =20 +MODULE_IMPORT_NS("DMA_BUF"); + enum { MAX_PENDING_REG_MR =3D 8, }; @@ -1623,6 +1625,32 @@ static struct dma_buf_attach_ops mlx5_ib_dmabuf_at= tach_ops =3D { .move_notify =3D mlx5_ib_dmabuf_invalidate_cb, }; =20 +static void get_tph_mr_dmabuf(struct mlx5_ib_dev *dev, int fd, u16 *st_i= ndex, + u8 *ph) +{ + int ret; + struct dma_buf *dmabuf; + + dmabuf =3D dma_buf_get(fd); + if (IS_ERR(dmabuf)) + return; + + if (!dmabuf->ops->get_tph) + goto end_dbuf_put; + + ret =3D dmabuf->ops->get_tph(dmabuf, st_index, ph); + + if (ret) { + *st_index =3D MLX5_MKC_PCIE_TPH_NO_STEERING_TAG_INDEX; + *ph =3D MLX5_IB_NO_PH; + mlx5_ib_dbg(dev, "get_tph failed (%d)\n", ret); + goto end_dbuf_put; + } + +end_dbuf_put: + dma_buf_put(dmabuf); +}; + static struct ib_mr * reg_user_mr_dmabuf(struct ib_pd *pd, struct device *dma_device, u64 offset, u64 length, u64 virt_addr, @@ -1662,6 +1690,8 @@ reg_user_mr_dmabuf(struct ib_pd *pd, struct device = *dma_device, ph =3D dmah->ph; if (dmah->valid_fields & BIT(IB_DMAH_CPU_ID_EXISTS)) st_index =3D mdmah->st_index; + } else { + get_tph_mr_dmabuf(dev, fd, &st_index, &ph); } =20 mr =3D alloc_cacheable_mr(pd, &umem_dmabuf->umem, virt_addr, --=20 2.47.3