Re: [PATCH v3 1/3] riscv: add UltraRISC SoC family Kconfig support

Conor Dooley
2026-04-15T14:28:24Z

[-- Attachment #1: Type: text/plain, Size: 934 bytes --]

On Wed, Apr 15, 2026 at 03:21:17PM +0800, Jia Wang wrote:
> The first SoC in the UltraRISC series is UR-DP1000, containing octa
> UltraRISC CP100 cores.
>
> Signed-off-by: Jia Wang <wangjia@ultrarisc.com>

Acked-by: Conor Dooley <conor.dooley@microchip.com>

> ---
> arch/riscv/Kconfig.socs | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs
> index d621b85dd63b..0b4d06a7b4bf 100644
> --- a/arch/riscv/Kconfig.socs
> +++ b/arch/riscv/Kconfig.socs
> @@ -84,6 +84,12 @@ config ARCH_THEAD
> help
> This enables support for the RISC-V based T-HEAD SoCs.
>
> +config ARCH_ULTRARISC
> + bool "UltraRISC RISC-V SoCs"
> + help
> + This enables support for UltraRISC SoC platform hardware,
> + including boards based on the UR-DP1000.
> +
> config ARCH_VIRT
> bool "QEMU Virt Machine"
> select POWER_RESET
>
> --
> 2.34.1
>

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]