Re: [PATCH v3 1/3] PCI: Add pcie_get_link_endpoints() helper

[sashiko-bot@kernel.org]

> In PCIe topologies, physical links are point-to-point connections
> between an Upstream Component (Downstream Port, such as a Root Port
> or Switch Downstream Port) and a Downstream Component (Upstream Port,
> such as an Endpoint or Switch Upstream Port), per PCIe Base Specification
> Revision 7.0 / 6.0 sec 1.3.1.
> 
> Drivers across drivers/pci/ (such as Lane Margining at Receiver and AER
> recovery) coordinate operations across both ends of a PCIe link:
>   - Lane Margining at Receiver (LMR): requires resolving both link
>     endpoints to establish hierarchical locking and runtime PM pinning.
>   - AER/DPC Recovery: identifies the parent bridge to coordinate link
>     resets and recovery sequences.
> 
> Introduce pcie_get_link_endpoints() and pcie_put_link_endpoints() in the
> PCI core to provide a standardized, symmetric, and race-safe helper:
> [ ... ]
> Callers release acquired references using pcie_put_link_endpoints().
> 
> Reported-by: sashiko-bot@kernel.org
> Closes: https://lore.kernel.org/linux-pci/20260831214631.7CD5E1F000E9@smtp.kernel.org/
> Signed-off-by: Priyank Rathod <rathodpriyank@google.com>

Sashiko has reviewed this patch and found no issues. It looks great!

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260904-pcie-link-endpoints-v3-0-4b9a91bd4b35@google.com?part=1