From: "Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>
To: Krishna Chaitanya Chundru <quic_krichai@quicinc.com>
Cc: linux-pci@vger.kernel.org, "Bjorn Helgaas" <helgaas@kernel.org>,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Lukas Wunner" <lukas@wunner.de>,
"Alexandru Gagniuc" <mr.nuke.me@gmail.com>,
LKML <linux-kernel@vger.kernel.org>,
"Srinivas Pandruvada" <srinivas.pandruvada@linux.intel.com>,
"Alex Deucher" <alexdeucher@gmail.com>
Subject: Re: [PATCH 00/10] Add PCIe Bandwidth Controller
Date: Mon, 4 Sep 2023 14:16:07 +0300 (EEST) [thread overview]
Message-ID: <21b95d9-86a5-dcb0-9dda-3f1cdd426b9e@linux.intel.com> (raw)
In-Reply-To: <fa5a20d0-77db-58bd-3956-ac664dffa587@quicinc.com>
[-- Attachment #1: Type: text/plain, Size: 3874 bytes --]
On Mon, 4 Sep 2023, Krishna Chaitanya Chundru wrote:
>
> On 8/17/2023 5:46 PM, Ilpo Järvinen wrote:
> > Hi all,
> >
> > This series adds PCIe bandwidth controller (bwctrl) and associated PCIe
> > cooling driver to the thermal core side for limiting PCIe link speed
> > due to thermal reasons. PCIe bandwidth controller is a PCI express bus
> > port service driver. A cooling device is created for each port the
> > service driver finds if they support changing speeds.
>
> I see we had support for only link speed changes here but we need to add
> support for
>
> link width change also as bandwidth notification from PCIe supports both link
> speed and link width.
Hi,
Thanks for the comment. In case you mean that the changes in Link Width
should be reported correctly, they already are since the sysfs interface
reads them directly from LNKSTA register.
Or did you perhaps mean that Bandwidth Controller should support also
changing Link Width? If this is the case I don't know how it can be
realized so a pointer on how it can be achieved would be appreciated.
--
i.
> > bwctrl now is built on top of BW notifications revert. I'm just not
> > sure what is the best practice when re-adding some old functionality in
> > a modified form so please let me know if I need to somehow alter that
> > patch.
> >
> > The series is based on top of the RMW changes in pci/pcie-rmw.
> >
> > Ilpo Järvinen (10):
> > PCI: Protect Link Control 2 Register with RMW locking
> > drm/radeon: Use RMW accessors for changing LNKCTL2
> > drm/amdgpu: Use RMW accessors for changing LNKCTL2
> > drm/IB/hfi1: Use RMW accessors for changing LNKCTL2
> > PCI: Store all PCIe Supported Link Speeds
> > PCI: Cache PCIe device's Supported Speed Vector
> > PCI/LINK: Re-add BW notification portdrv as PCIe BW controller
> > PCI/bwctrl: Add "controller" part into PCIe bwctrl
> > thermal: Add PCIe cooling driver
> > selftests/pcie_bwctrl: Create selftests
> >
> > MAINTAINERS | 8 +
> > drivers/gpu/drm/amd/amdgpu/cik.c | 41 +--
> > drivers/gpu/drm/amd/amdgpu/si.c | 41 +--
> > drivers/gpu/drm/radeon/cik.c | 40 +--
> > drivers/gpu/drm/radeon/si.c | 40 +--
> > drivers/infiniband/hw/hfi1/pcie.c | 30 +-
> > drivers/pci/pcie/Kconfig | 9 +
> > drivers/pci/pcie/Makefile | 1 +
> > drivers/pci/pcie/bwctrl.c | 309 ++++++++++++++++++
> > drivers/pci/pcie/portdrv.c | 9 +-
> > drivers/pci/pcie/portdrv.h | 10 +-
> > drivers/pci/probe.c | 38 ++-
> > drivers/pci/remove.c | 2 +
> > drivers/thermal/Kconfig | 10 +
> > drivers/thermal/Makefile | 2 +
> > drivers/thermal/pcie_cooling.c | 107 ++++++
> > include/linux/pci-bwctrl.h | 33 ++
> > include/linux/pci.h | 3 +
> > include/uapi/linux/pci_regs.h | 1 +
> > tools/testing/selftests/Makefile | 1 +
> > tools/testing/selftests/pcie_bwctrl/Makefile | 2 +
> > .../pcie_bwctrl/set_pcie_cooling_state.sh | 122 +++++++
> > .../selftests/pcie_bwctrl/set_pcie_speed.sh | 67 ++++
> > 23 files changed, 795 insertions(+), 131 deletions(-)
> > create mode 100644 drivers/pci/pcie/bwctrl.c
> > create mode 100644 drivers/thermal/pcie_cooling.c
> > create mode 100644 include/linux/pci-bwctrl.h
> > create mode 100644 tools/testing/selftests/pcie_bwctrl/Makefile
> > create mode 100755
> > tools/testing/selftests/pcie_bwctrl/set_pcie_cooling_state.sh
> > create mode 100755 tools/testing/selftests/pcie_bwctrl/set_pcie_speed.sh
> >
>
next prev parent reply other threads:[~2023-09-04 11:16 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-17 12:16 [PATCH 00/10] Add PCIe Bandwidth Controller Ilpo Järvinen
2023-08-17 12:16 ` [PATCH 01/10] PCI: Protect Link Control 2 Register with RMW locking Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 02/10] drm/radeon: Use RMW accessors for changing LNKCTL2 Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 03/10] drm/amdgpu: " Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 04/10] drm/IB/hfi1: " Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 05/10] PCI: Store all PCIe Supported Link Speeds Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 06/10] PCI: Cache PCIe device's Supported Speed Vector Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 07/10] PCI/LINK: Re-add BW notification portdrv as PCIe BW controller Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 08/10] PCI/bwctrl: Add "controller" part into PCIe bwctrl Ilpo Järvinen
2023-08-17 12:17 ` [PATCH 09/10] thermal: Add PCIe cooling driver Ilpo Järvinen
2023-08-23 19:47 ` Rafael J. Wysocki
2023-08-17 12:17 ` [PATCH 10/10] selftests/pcie_bwctrl: Create selftests Ilpo Järvinen
2023-09-04 6:26 ` [PATCH 00/10] Add PCIe Bandwidth Controller Krishna Chaitanya Chundru
2023-09-04 11:16 ` Ilpo Järvinen [this message]
2023-09-11 13:21 ` Krishna Chaitanya Chundru
2023-09-11 15:47 ` Ilpo Järvinen
2023-09-11 16:14 ` srinivas pandruvada
2023-09-12 12:52 ` Ilpo Järvinen
2023-09-12 17:45 ` srinivas pandruvada
2023-09-12 18:08 ` srinivas pandruvada
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=21b95d9-86a5-dcb0-9dda-3f1cdd426b9e@linux.intel.com \
--to=ilpo.jarvinen@linux.intel.com \
--cc=alexdeucher@gmail.com \
--cc=helgaas@kernel.org \
--cc=kw@linux.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=lukas@wunner.de \
--cc=mr.nuke.me@gmail.com \
--cc=quic_krichai@quicinc.com \
--cc=robh@kernel.org \
--cc=srinivas.pandruvada@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).