From: "Rafael J. Wysocki" <rjw@rjwysocki.net>
To: Mika Westerberg <mika.westerberg@linux.intel.com>
Cc: Bjorn Helgaas <bhelgaas@google.com>, Len Brown <lenb@kernel.org>,
Lukas Wunner <lukas@wunner.de>,
Keith Busch <keith.busch@intel.com>,
Alex Williamson <alex.williamson@redhat.com>,
Alexandru Gagniuc <mr.nuke.me@gmail.com>,
linux-acpi@vger.kernel.org, linux-pci@vger.kernel.org
Subject: Re: [PATCH v2 0/2] PCI: Power management improvements
Date: Mon, 17 Jun 2019 12:43:01 +0200 [thread overview]
Message-ID: <24804374.PG13b4niSC@kreacher> (raw)
In-Reply-To: <20190612105739.88578-1-mika.westerberg@linux.intel.com>
On Wednesday, June 12, 2019 12:57:37 PM CEST Mika Westerberg wrote:
> Hi all,
>
> This series includes a couple of changes to the PCI power management that
> should make Linux follow the PCIe spec better. The issues this series aims
> to solve came up with Intel Ice Lake Thunderbolt enabling where the
> controller is first time integrated into the SoC but I think these issues
> are generic to any platform having similar configuration.
>
> Changes from v1
>
> * I dropped the last patch as it requires bit more work and not dependent
> on the other two. I will send it out separately.
> * Re-arranged conditionals in wait_for_downstream_link()
> * Moved comments to be part of kernel-doc
> * Added tags from Rafael and Lukas
>
> Previous version is here:
>
> https://www.spinics.net/lists/linux-pci/msg83582.html
>
> Mika Westerberg (2):
> PCI: Add missing link delays required by the PCIe spec
> PCI: Do not poll for PME if the device is in D3cold
>
> drivers/pci/pci.c | 36 +++++++++++++-----
> drivers/pci/pci.h | 1 +
> drivers/pci/pcie/portdrv_core.c | 66 +++++++++++++++++++++++++++++++++
> 3 files changed, 93 insertions(+), 10 deletions(-)
>
>
Both added to my 5.3 queue, thanks!
prev parent reply other threads:[~2019-06-17 10:43 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-06-12 10:57 [PATCH v2 0/2] PCI: Power management improvements Mika Westerberg
2019-06-12 10:57 ` [PATCH v2 1/2] PCI: Add missing link delays required by the PCIe spec Mika Westerberg
2019-06-12 10:57 ` [PATCH v2 2/2] PCI: Do not poll for PME if the device is in D3cold Mika Westerberg
2019-06-17 10:43 ` Rafael J. Wysocki [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=24804374.PG13b4niSC@kreacher \
--to=rjw@rjwysocki.net \
--cc=alex.williamson@redhat.com \
--cc=bhelgaas@google.com \
--cc=keith.busch@intel.com \
--cc=lenb@kernel.org \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lukas@wunner.de \
--cc=mika.westerberg@linux.intel.com \
--cc=mr.nuke.me@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox