From: Jiang Liu <jiang.liu@huawei.com>
To: Yinghai Lu <yinghai@kernel.org>
Cc: Bjorn Helgaas <bhelgaas@google.com>,
Taku Izumi <izumi.taku@jp.fujitsu.com>,
Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
Don Dutile <ddutile@redhat.com>,
Yijing Wang <wangyijing@huawei.com>,
Keping Chen <chenkeping@huawei.com>, <linux-pci@vger.kernel.org>,
Jiang Liu <liuj97@gmail.com>
Subject: Re: [PATCH v7 08/10] PCI, x86: add MMCFG information on demand
Date: Fri, 15 Jun 2012 19:50:42 +0800 [thread overview]
Message-ID: <4FDB2192.5070709@huawei.com> (raw)
In-Reply-To: <CAE9FiQVHBE7pvaC5aCk-7q_pU3mxSoo5JapQkjG80DcnW16ZxA@mail.gmail.com>
Hi Yinghai,
A formal patch to fix "here cache cfg too early. should do
that after pci_mmcfg_reject_broken()". This patch also improves
readability and fixes two condition compilation issues reported by
Fengguang. If you are ok with it, I will fold it into
"[PATCH v7 08/10] PCI, x86: add MMCFG information on demand".
Thanks!
Gerry
---
diff --git a/arch/x86/include/asm/pci_x86.h b/arch/x86/include/asm/pci_x86.h
index 7eae174..5eb2ac9 100644
--- a/arch/x86/include/asm/pci_x86.h
+++ b/arch/x86/include/asm/pci_x86.h
@@ -142,7 +142,7 @@ extern int __devinit pci_mmconfig_insert(struct device *dev,
u16 seg, u8 start, u8 end,
phys_addr_t addr);
extern int pci_mmconfig_delete(u16 seg, u8 start, u8 end);
-#ifdef CONFIG_ACPI
+#if defined(CONFIG_ACPI) && defined(CONFIG_PCI_MMCONFIG)
extern void pci_mmconfig_probe(u8 start);
#else
static inline void pci_mmconfig_probe(u8 start) { }
diff --git a/arch/x86/pci/mmconfig-shared.c b/arch/x86/pci/mmconfig-shared.c
index 20ab4f5..636de35 100644
--- a/arch/x86/pci/mmconfig-shared.c
+++ b/arch/x86/pci/mmconfig-shared.c
@@ -636,13 +636,6 @@ static int __init pci_parse_mcfg(struct acpi_table_header *header)
}
}
- i = entries * sizeof(*cfg_table);
- pci_acpi_mcfg_array = kmalloc(i, GFP_KERNEL);
- if (pci_acpi_mcfg_array) {
- memcpy(pci_acpi_mcfg_array, cfg_table, i);
- pci_acpi_mcfg_entries = entries;
- }
-
return 0;
}
@@ -699,8 +692,11 @@ out:
* Free all MCFG entries if ACPI is enabled. MCFG information will
* be added back on demand by the pci_root driver later.
*/
- if (!early && !acpi_disabled && !known_bridge && pci_acpi_mcfg_array)
- free_all_mmcfg();
+ if (!early && !acpi_disabled && !known_bridge &&
+ !pci_mmcfg_arch_init_failed) {
+ if (!acpi_pci_cache_mcfg())
+ free_all_mmcfg();
+ }
}
void __init pci_mmcfg_early_init(void)
diff --git a/drivers/pci/pci-acpi.c b/drivers/pci/pci-acpi.c
index f5d2157..93e0f91 100644
--- a/drivers/pci/pci-acpi.c
+++ b/drivers/pci/pci-acpi.c
@@ -163,8 +163,34 @@ acpi_status pci_acpi_remove_pm_notifier(struct acpi_device *dev)
}
/* acpi_table_parse() is marked as __init, so cache MCFG info at boot time */
-int pci_acpi_mcfg_entries;
-struct acpi_mcfg_allocation *pci_acpi_mcfg_array;
+static int pci_acpi_mcfg_entries;
+static struct acpi_mcfg_allocation *pci_acpi_mcfg_array;
+
+static int __init pci_cache_mcfg(struct acpi_table_header *header)
+{
+ u32 sz;
+ void *ptr;
+
+ if (!header || (header->length <= sizeof(struct acpi_table_mcfg)))
+ return -EINVAL;
+
+ sz = (header->length - sizeof(struct acpi_table_mcfg));
+ pci_acpi_mcfg_array = kmalloc(sz, GFP_KERNEL);
+ if (!pci_acpi_mcfg_array)
+ return -ENOMEM;
+
+ ptr = (void *)header + sizeof(struct acpi_table_mcfg);
+ memcpy(pci_acpi_mcfg_array, ptr, sz);
+ pci_acpi_mcfg_entries = sz / sizeof (struct acpi_mcfg_allocation);
+
+ return 0;
+}
+
+int __init acpi_pci_cache_mcfg(void)
+{
+ acpi_table_parse(ACPI_SIG_MCFG, pci_cache_mcfg);
+ return pci_acpi_mcfg_array ? 0 : -EINVAL;
+}
phys_addr_t acpi_pci_root_get_mcfg_addr(acpi_handle handle, u16 seg,
u8 start, int *endp)
diff --git a/include/linux/pci-acpi.h b/include/linux/pci-acpi.h
index 946789f..e03207c 100644
--- a/include/linux/pci-acpi.h
+++ b/include/linux/pci-acpi.h
@@ -11,15 +11,13 @@
#include <linux/acpi.h>
#ifdef CONFIG_ACPI
-extern int pci_acpi_mcfg_entries;
-extern struct acpi_mcfg_allocation *pci_acpi_mcfg_array;
-
extern acpi_status pci_acpi_add_bus_pm_notifier(struct acpi_device *dev,
struct pci_bus *pci_bus);
extern acpi_status pci_acpi_remove_bus_pm_notifier(struct acpi_device *dev);
extern acpi_status pci_acpi_add_pm_notifier(struct acpi_device *dev,
struct pci_dev *pci_dev);
extern acpi_status pci_acpi_remove_pm_notifier(struct acpi_device *dev);
+extern int acpi_pci_cache_mcfg(void);
extern phys_addr_t acpi_pci_root_get_mcfg_addr(acpi_handle handle,
u16 seg, u8 start, int *endp);
@@ -40,6 +38,8 @@ static inline acpi_handle acpi_pci_get_bridge_handle(struct pci_bus *pbus)
return acpi_get_pci_rootbridge_handle(pci_domain_nr(pbus),
pbus->number);
}
+#else
+static inline int acpi_pci_cache_mcfg(void) { return -EINVAL; }
#endif
#ifdef CONFIG_ACPI_APEI
---
On 2012-6-15 15:15, Yinghai Lu wrote:
> On Sat, May 26, 2012 at 2:54 AM, Jiang Liu <jiang.liu@huawei.com> wrote:
>> This patch changes mmconfig logic on x86 platforms to add MMCFG
>> information on demand instead of adding all MMCFG entries from
>> the ACPI MCFG table at boot time. So only MMCFG address ranges
>> used by active PCI host bridges will be actually mapped.
>>
>> Signed-off-by: Jiang Liu <liuj97@gmail.com>
>> ---
>> arch/x86/include/asm/pci_x86.h | 5 +++
>> arch/x86/pci/legacy.c | 1 +
>> arch/x86/pci/mmconfig-shared.c | 54 +++++++++++++++++++++++++++++++++++++---
>> 3 files changed, 56 insertions(+), 4 deletions(-)
>>
>> diff --git a/arch/x86/include/asm/pci_x86.h b/arch/x86/include/asm/pci_x86.h
>> index 3e5f43c..4a1a9aa 100644
>> --- a/arch/x86/include/asm/pci_x86.h
>> +++ b/arch/x86/include/asm/pci_x86.h
>> @@ -142,6 +142,11 @@ extern int __devinit pci_mmconfig_insert(struct device *dev,
>> uint16_t seg, uint8_t start,
>> uint8_t end, phys_addr_t addr);
>> extern int pci_mmconfig_delete(uint16_t seg, uint8_t start, uint8_t end);
>> +#ifdef CONFIG_ACPI
>> +extern void pci_mmconfig_probe(uint8_t start);
>> +#else
>> +static inline void pci_mmconfig_probe(uint8_t start) { }
>> +#endif
>> extern struct pci_mmcfg_region *pci_mmconfig_lookup(int segment, int bus);
>>
>> extern struct list_head pci_mmcfg_list;
>> diff --git a/arch/x86/pci/legacy.c b/arch/x86/pci/legacy.c
>> index a1df191..e9a2384 100644
>> --- a/arch/x86/pci/legacy.c
>> +++ b/arch/x86/pci/legacy.c
>> @@ -49,6 +49,7 @@ void __devinit pcibios_scan_specific_bus(int busn)
>> l != 0x0000 && l != 0xffff) {
>> DBG("Found device at %02x:%02x [%04x]\n", busn, devfn, l);
>> printk(KERN_INFO "PCI: Discovered peer bus %02x\n", busn);
>> + pci_mmconfig_probe(busn);
>> pci_scan_bus_on_node(busn, &pci_root_ops, node);
>> return;
>> }
>> diff --git a/arch/x86/pci/mmconfig-shared.c b/arch/x86/pci/mmconfig-shared.c
>> index fa0aa90..e80b5c2 100644
>> --- a/arch/x86/pci/mmconfig-shared.c
>> +++ b/arch/x86/pci/mmconfig-shared.c
>> @@ -19,6 +19,7 @@
>> #include <linux/slab.h>
>> #include <linux/mutex.h>
>> #include <linux/rculist.h>
>> +#include <linux/pci-acpi.h>
>> #include <asm/e820.h>
>> #include <asm/pci_x86.h>
>> #include <asm/acpi.h>
>> @@ -616,6 +617,16 @@ static int __init pci_parse_mcfg(struct acpi_table_header *header)
>> return -ENODEV;
>> }
>>
>> + /*
>> + * MMCFG information for host brideges will be added on demand
>> + * by pci_root driver if ACPI is enabled. But there are special
>> + * requirements for devices on segment 0, MMCFG information may
>> + * be needed for fixing hardware quirks and probing for hidden
>> + * buses.
>> + */
>> + if (!acpi_disabled && cfg->pci_segment)
>> + continue;
>> +
>> if (pci_mmconfig_add(cfg->pci_segment, cfg->start_bus_number,
>> cfg->end_bus_number, cfg->address) == NULL) {
>> printk(KERN_WARNING PREFIX
>> @@ -625,6 +636,13 @@ static int __init pci_parse_mcfg(struct acpi_table_header *header)
>> }
>> }
>>
>> + i = entries * sizeof(*cfg_table);
>> + pci_acpi_mcfg_array = kmalloc(i, GFP_KERNEL);
>> + if (pci_acpi_mcfg_array) {
>> + memcpy(pci_acpi_mcfg_array, cfg_table, i);
>> + pci_acpi_mcfg_entries = entries;
>> + }
>> +
>
> here cache cfg too early. should do that after
>
> pci_mmcfg_reject_broken().
>
> otherwise will use mcfg even try to reject that before.
>
>> return 0;
>> }
>>
>> @@ -634,14 +652,14 @@ static void __init __pci_mmcfg_init(int early)
>> if ((pci_probe & PCI_PROBE_MMCONF) == 0)
>> return;
>>
>> - /* MMCONFIG already enabled */
>> - if (!early && !(pci_probe & PCI_PROBE_MASK & ~PCI_PROBE_MMCONF))
>> - return;
>> -
>> /* for late to exit */
>> if (known_bridge)
>> return;
>>
>> + /* MMCONFIG already enabled */
>> + if (!early && !(pci_probe & PCI_PROBE_MASK & ~PCI_PROBE_MMCONF))
>> + goto out;
>> +
>> if (early) {
>> if (pci_mmcfg_check_hostbridge())
>> known_bridge = 1;
>> @@ -675,6 +693,14 @@ static void __init __pci_mmcfg_init(int early)
>> pci_mmcfg_resources_inserted = 1;
>> pci_mmcfg_arch_init_failed = true;
>> }
>> +
>> +out:
>> + /*
>> + * Free all MCFG entries if ACPI is enabled. MCFG information will
>> + * be added back on demand by the pci_root driver later.
>> + */
>> + if (!early && !acpi_disabled && !known_bridge && pci_acpi_mcfg_array)
>> + free_all_mmcfg();
>
> that really change the logic.
>
> looks like it will break mrst/sfi path.
>
> the scan from pci_legacy_init() for mrst/sfi will not have ext_pci_ops
> set for bus 0.
>
> | int __init pci_subsys_init(void)
> | {
> | /*
> | * The init function returns an non zero value when
> | * pci_legacy_init should be invoked.
> | */
> | if (x86_init.pci.init())
> | pci_legacy_init();
> |
> | pcibios_fixup_peer_bridges();
>
>
> Yinghai
>
>> }
>>
>> void __init pci_mmcfg_early_init(void)
>> @@ -809,3 +835,23 @@ int pci_mmconfig_delete(uint16_t seg, uint8_t start, uint8_t end)
>>
>> return -ENOENT;
>> }
>> +
>> +/* Probe MMCFG information for PCI bus blind probe */
>> +void __devinit pci_mmconfig_probe(uint8_t start)
>> +{
>> + int end_bus, temp;
>> + phys_addr_t addr;
>> +
>> + if (!(pci_probe & PCI_PROBE_MMCONF) || pci_mmcfg_arch_init_failed)
>> + return;
>> +
>> + addr = acpi_pci_root_get_mcfg_addr(NULL, 0, start, &end_bus);
>> + if (addr && end_bus >= 0 && end_bus <= 255) {
>> + for (temp = start + 1; temp <= end_bus; temp++)
>> + if (pci_find_bus(0, temp))
>> + break;
>> +
>> + temp--;
>> + pci_mmconfig_insert(NULL, 0, start, (uint8_t)temp, addr);
>> + }
>> +}
>> --
>> 1.7.1
>>
>>
>
> .
>
next prev parent reply other threads:[~2012-06-15 11:59 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-05-26 9:53 [PATCH v7 00/10] PCI, x86: update MMCFG information when hot-plugging PCI host bridges Jiang Liu
2012-05-26 9:53 ` [PATCH v7 01/10] PCI, x86: split out pci_mmcfg_check_reserved() for code reuse Jiang Liu
2012-05-26 9:53 ` [PATCH v7 02/10] PCI, x86: split out pci_mmconfig_alloc() " Jiang Liu
2012-05-26 9:53 ` [PATCH v7 03/10] PCI, x86: use RCU list to protect mmconfig list Jiang Liu
2012-05-26 9:53 ` [PATCH v7 04/10] PCI, x86: introduce pci_mmcfg_arch_map()/pci_mmcfg_arch_unmap() Jiang Liu
2012-05-26 9:53 ` [PATCH v7 05/10] PCI, x86: introduce pci_mmconfig_insert()/delete() for PCI root bridge hotplug Jiang Liu
2012-05-26 9:53 ` [PATCH v7 06/10] PCI, ACPI: provide MCFG address for PCI host bridges Jiang Liu
2012-05-26 9:54 ` [PATCH v7 07/10] PCI, x86: update MMCFG information when hot-plugging " Jiang Liu
2012-05-26 9:54 ` [PATCH v7 08/10] PCI, x86: add MMCFG information on demand Jiang Liu
2012-06-15 7:15 ` Yinghai Lu
2012-06-15 8:13 ` Jiang Liu
2012-06-15 11:50 ` Jiang Liu [this message]
2012-06-15 16:51 ` Yinghai Lu
2012-06-16 9:23 ` Jiang Liu
2012-06-16 20:08 ` Yinghai Lu
2012-06-16 21:48 ` Bjorn Helgaas
2012-06-16 22:44 ` Yinghai Lu
2012-06-16 22:48 ` Yinghai Lu
2012-06-17 1:55 ` Bjorn Helgaas
2012-06-18 1:21 ` Jiang Liu
2012-06-18 18:24 ` Bjorn Helgaas
2012-06-15 15:46 ` Bjorn Helgaas
2012-06-15 16:34 ` Jiang Liu
2012-06-15 16:55 ` Yinghai Lu
2012-06-16 8:58 ` Jiang Liu
2012-05-26 9:54 ` [PATCH v7 09/10] PCI, x86: simplify pci_mmcfg_late_insert_resources() Jiang Liu
2012-05-26 9:54 ` [PATCH v7 10/10] PCI, x86: get rid of redundant log messages Jiang Liu
2012-06-05 2:59 ` [PATCH v7 00/10] PCI, x86: update MMCFG information when hot-plugging PCI host bridges Taku Izumi
2012-06-15 3:06 ` Bjorn Helgaas
2012-06-15 7:16 ` Yinghai Lu
2012-06-15 11:42 ` Jiang Liu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4FDB2192.5070709@huawei.com \
--to=jiang.liu@huawei.com \
--cc=bhelgaas@google.com \
--cc=chenkeping@huawei.com \
--cc=ddutile@redhat.com \
--cc=izumi.taku@jp.fujitsu.com \
--cc=kaneshige.kenji@jp.fujitsu.com \
--cc=linux-pci@vger.kernel.org \
--cc=liuj97@gmail.com \
--cc=wangyijing@huawei.com \
--cc=yinghai@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).