From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga03.intel.com ([143.182.124.21]:17855 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751961Ab3IYWRK (ORCPT ); Wed, 25 Sep 2013 18:17:10 -0400 Message-ID: <524360E5.5060708@linux.intel.com> Date: Wed, 25 Sep 2013 15:17:09 -0700 From: Arjan van de Ven MIME-Version: 1.0 To: Bjorn Helgaas CC: Todd E Brandt , "linux-pci@vger.kernel.org" Subject: Re: [PATCH] Intel pci device quirk remove D3 delay References: <20130910231043.GA31857@linux.intel.com> <20130924231953.GC9302@google.com> In-Reply-To: Content-Type: text/plain; charset=ISO-8859-1; format=flowed Sender: linux-pci-owner@vger.kernel.org List-ID: On 9/25/2013 2:48 PM, Bjorn Helgaas wrote: > On Tue, Sep 24, 2013 at 5:19 PM, Bjorn Helgaas wrote: >> On Tue, Sep 10, 2013 at 04:10:43PM -0700, Todd E Brandt wrote: >>> The latest Ivy Bridge Intel chipsets have a hardware optimization which >> >> You said "Ivy Bridge" above but use "Haswell" below. Let me know if >> anything needs to be corrected here. > > Reading this again, the text really doesn't make sense as-is. So > please confirm what this should say. > > It sure looks like it should say "The latest *Haswell* Intel chipsets ..." > > If you really mean "Ivy Bridge," then you should say something about > how Haswell is related to Ivy Bridge. No doubt this is all obvious to > Intel folks, but it's not to me :) it should read "Haswell".