From: Rajeev kumar <rajeev-dlh.kumar@st.com>
To: Mohit KUMAR <mohit.kumar@st.com>
Cc: "jg1.han@samsung.com" <jg1.han@samsung.com>,
Bjorn Helgaas <bhelgass@google.com>,
spear-devel <spear-devel@list.st.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>
Subject: Re: [PATCH 1/2] PCI:designware:Fix comment for setting number of lanes
Date: Thu, 20 Feb 2014 12:26:04 +0530 [thread overview]
Message-ID: <5305A704.7020308@st.com> (raw)
In-Reply-To: <1392873774-22249-1-git-send-email-mohit.kumar@st.com>
subject line
PCI: designware: Fix comment for setting number of lanes
~Rajeev
On 2/20/2014 10:52 AM, Mohit KUMAR wrote:
> Corrects comment for setting number of lanes.
>
> Signed-off-by: Mohit Kumar<mohit.kumar@st.com>
> Cc: Jingoo Han<jg1.han@samsung.com>
> Cc: Bjorn Helgaas<bhelgass@google.com>
> Cc: spear-devel@list.st.com
> Cc: linux-pci@vger.kernel.org
> ---
> drivers/pci/host/pcie-designware.c | 2 +-
> 1 files changed, 1 insertions(+), 1 deletions(-)
>
> diff --git a/drivers/pci/host/pcie-designware.c b/drivers/pci/host/pcie-designware.c
> index 6d23d8c..391966f 100644
> --- a/drivers/pci/host/pcie-designware.c
> +++ b/drivers/pci/host/pcie-designware.c
> @@ -766,7 +766,7 @@ void dw_pcie_setup_rc(struct pcie_port *pp)
> u32 membase;
> u32 memlimit;
>
> - /* set the number of lines as 4 */
> + /* set the number of lanes */
> dw_pcie_readl_rc(pp, PCIE_PORT_LINK_CONTROL,&val);
> val&= ~PORT_LINK_MODE_MASK;
> switch (pp->lanes) {
next prev parent reply other threads:[~2014-02-20 7:28 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-02-20 5:22 [PATCH 1/2] PCI:designware:Fix comment for setting number of lanes Mohit Kumar
2014-02-20 5:22 ` [PATCH 2/2] PCI:designware:Fix iATU programming for cfg1, io and mem viewport Mohit Kumar
2014-02-20 6:45 ` Mohit KUMAR DCG
2014-02-20 11:38 ` Kishon Vijay Abraham I
2014-02-20 11:58 ` Mohit KUMAR DCG
2014-02-20 12:13 ` Kishon Vijay Abraham I
2014-02-20 13:33 ` Mohit KUMAR DCG
2014-02-21 3:54 ` Pratyush Anand
2014-02-20 6:56 ` Rajeev kumar [this message]
2014-02-20 8:29 ` [PATCH 1/2] PCI:designware:Fix comment for setting number of lanes Mohit KUMAR DCG
-- strict thread matches above, loose matches on Subject: below --
2014-02-21 0:59 Jingoo Han
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5305A704.7020308@st.com \
--to=rajeev-dlh.kumar@st.com \
--cc=bhelgass@google.com \
--cc=jg1.han@samsung.com \
--cc=linux-pci@vger.kernel.org \
--cc=mohit.kumar@st.com \
--cc=spear-devel@list.st.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).