From: Jiang Liu <jiang.liu@linux.intel.com>
To: Yijing Wang <wangyijing@huawei.com>,
Joerg Roedel <joro@8bytes.org>,
David Woodhouse <dwmw2@infradead.org>,
Yinghai Lu <yinghai@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Dan Williams <dan.j.williams@intel.com>,
Vinod Koul <vinod.koul@intel.com>,
"Rafael J . Wysocki" <rafael.j.wysocki@intel.com>
Cc: Ashok Raj <ashok.raj@intel.com>, Tony Luck <tony.luck@intel.com>,
iommu@lists.linux-foundation.org, linux-pci@vger.kernel.org,
linux-hotplug@vger.kernel.org, linux-kernel@vger.kernel.org,
dmaengine@vger.kernel.org
Subject: Re: [Patch Part3 V5 0/8] Enable support of Intel DMAR device hotplug
Date: Tue, 16 Sep 2014 15:17:30 +0800 [thread overview]
Message-ID: <5417E40A.6030009@linux.intel.com> (raw)
In-Reply-To: <54169B1B.1070709@huawei.com>
On 2014/9/15 15:54, Yijing Wang wrote:
> I built and boot this series in Huawei RH5885 (Intel(R) Xeon(R) CPU E7- 4807, two IOHs and two IOMMUs),
> It works fine, IRQ remap and DMA remap are both look good.
> But because my platform BIOS has no _DSM, so I didn't test the hotplug case yet.
>
> Thanks!
> Yijing.
Hi Yijing,
Thanks for your great effort to review and test this patch set!
Regards!
Gerry
>
>
> On 2014/9/12 10:10, Jiang Liu wrote:
>> When hot plugging a descrete IOH or a physical processor with embedded
>> IIO, we need to handle DMAR(or IOMMU) unit in the PCIe host bridge if
>> DMAR is in use. This patch set tries to enhance current DMAR/IOMMU/IR
>> drivers to support hotplug and is based on latest Linus master branch.
>>
>> All prerequisite patches to support DMAR device hotplug have been merged
>> into the mainstream kernel, and this is the last patch set to enable
>> DMAR device hotplug.
>>
>> You may access the patch set at:
>> https://github.com/jiangliu/linux.git iommu/hotplug_v5
>>
>> This patch set has been tested on Intel development machine.
>> Appreciate any comments and tests.
>>
>> Patch 1-4 enhances DMAR framework to support hotplug
>> Patch 5 enhances Intel interrupt remapping driver to support hotplug
>> Patch 6 enhances error handling in Intel IR driver
>> Patch 7 enhance Intel IOMMU to support hotplug
>> Patch 8 enhance ACPI pci_root driver to handle DMAR units
>>
>> Jiang Liu (8):
>> iommu/vt-d: Introduce helper function dmar_walk_resources()
>> iommu/vt-d: Dynamically allocate and free seq_id for DMAR units
>> iommu/vt-d: Implement DMAR unit hotplug framework
>> iommu/vt-d: Search for ACPI _DSM method for DMAR hotplug
>> iommu/vt-d: Enhance intel_irq_remapping driver to support DMAR unit
>> hotplug
>> iommu/vt-d: Enhance error recovery in function
>> intel_enable_irq_remapping()
>> iommu/vt-d: Enhance intel-iommu driver to support DMAR unit hotplug
>> pci, ACPI, iommu: Enhance pci_root to support DMAR device hotplug
>>
>> drivers/acpi/pci_root.c | 16 +-
>> drivers/iommu/dmar.c | 532 ++++++++++++++++++++++++++++-------
>> drivers/iommu/intel-iommu.c | 297 ++++++++++++++-----
>> drivers/iommu/intel_irq_remapping.c | 233 +++++++++++----
>> include/linux/dmar.h | 50 +++-
>> 5 files changed, 888 insertions(+), 240 deletions(-)
>>
>
>
prev parent reply other threads:[~2014-09-16 7:17 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-09-12 2:10 [Patch Part3 V5 0/8] Enable support of Intel DMAR device hotplug Jiang Liu
2014-09-12 2:10 ` [Patch Part3 V5 1/8] iommu/vt-d: Introduce helper function dmar_walk_resources() Jiang Liu
2014-09-12 9:16 ` Yijing Wang
2014-09-16 7:13 ` Jiang Liu
2014-09-16 8:08 ` Yijing Wang
2014-09-12 2:10 ` [Patch Part3 V5 2/8] iommu/vt-d: Dynamically allocate and free seq_id for DMAR units Jiang Liu
2014-09-12 9:16 ` Yijing Wang
2014-09-12 2:10 ` [Patch Part3 V5 3/8] iommu/vt-d: Implement DMAR unit hotplug framework Jiang Liu
2014-09-15 1:40 ` Yijing Wang
2014-09-12 2:10 ` [Patch Part3 V5 4/8] iommu/vt-d: Search for ACPI _DSM method for DMAR hotplug Jiang Liu
2014-09-15 1:53 ` Yijing Wang
2014-09-12 2:10 ` [Patch Part3 V5 5/8] iommu/vt-d: Enhance intel_irq_remapping driver to support DMAR unit hotplug Jiang Liu
2014-09-15 2:20 ` Yijing Wang
2014-09-16 7:00 ` Jiang Liu
2014-09-16 7:53 ` Yijing Wang
2014-09-16 8:13 ` Jiang Liu
2014-09-12 2:10 ` [Patch Part3 V5 6/8] iommu/vt-d: Enhance error recovery in function intel_enable_irq_remapping() Jiang Liu
2014-09-15 2:25 ` Yijing Wang
2014-09-12 2:10 ` [Patch Part3 V5 7/8] iommu/vt-d: Enhance intel-iommu driver to support DMAR unit hotplug Jiang Liu
2014-09-15 2:53 ` Yijing Wang
2014-09-12 2:10 ` [Patch Part3 V5 8/8] pci, ACPI, iommu: Enhance pci_root to support DMAR device hotplug Jiang Liu
2014-09-15 3:28 ` Yijing Wang
2014-09-15 7:54 ` [Patch Part3 V5 0/8] Enable support of Intel " Yijing Wang
2014-09-16 7:17 ` Jiang Liu [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5417E40A.6030009@linux.intel.com \
--to=jiang.liu@linux.intel.com \
--cc=ashok.raj@intel.com \
--cc=bhelgaas@google.com \
--cc=dan.j.williams@intel.com \
--cc=dmaengine@vger.kernel.org \
--cc=dwmw2@infradead.org \
--cc=iommu@lists.linux-foundation.org \
--cc=joro@8bytes.org \
--cc=linux-hotplug@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=rafael.j.wysocki@intel.com \
--cc=tony.luck@intel.com \
--cc=vinod.koul@intel.com \
--cc=wangyijing@huawei.com \
--cc=yinghai@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).