From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3928EF9E8 for ; Fri, 10 Oct 2025 11:17:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760095067; cv=none; b=YCqH1amyNXfkLPuc0T5s6eYaf49/S3Tcio7bzwQK5OM8uUoddJd1MBZYKJruio9Zx4Seao9j14kbtiP3XU9V2FL94cciJa9htjv5ZNL81mkZJBkr7tcD3o1687Z5ZcVwn6lT9ur9Ed/UJ2a96LP2BFrYaid+pb2ZkAdsDaGWYXw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760095067; c=relaxed/simple; bh=KtxlDWPITa5bEuPFEGshMtxcyISVp2BcGqrMhLFKkYk=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=WzjjF9RaQL4TWVXkBPRI5CfPDxTl8EbfXn3+QovXOSj+e/Ik89Hrzx5EpQru2zV7U656DHngp/nFFIAQvVs+IAwX0ZzHLVUQi2J6bZGZt3PaD7xOMNNotn0L2yA0xF3cTLIpuCGLpo+H0VZ1LNsWnqzABVCij2FxysjtMu5VKxc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=HkdIYMHc; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="HkdIYMHc" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-3c68ac7e18aso1357959f8f.2 for ; Fri, 10 Oct 2025 04:17:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1760095063; x=1760699863; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=Z1ynCVq0m0dwKkBAOEoWpD+qF9QKRnUMUdTWsdSWb50=; b=HkdIYMHcIQE398WdTPSIN5Mm+cZJxgxezu+A+N6RoJNwlZqQIMKxAdWDPNWw5nPs8H OU76CojdVbYGD9cW4il7ZeB2s32ErVc/NVQCP1Hg9YwqhyWFCUQzjbzrsaBlJE2XaPZh bzfzQn/aVQxhxM7ckFcWzEHAdyo8jI8Lt1ESDmjW9fJQc0wvTq+DH0tEfq3bUywmo613 4b7xDsCOg9cR3P8lsWw7TaotIti2Z0fnyL7+++XT1L7nqlozzNwf6qKkzjjNO6IK8FyS jAg2aMXsyBuQQeUBsiNl19BgvgabDWMUbBlY6dARm5mtnVaJ8paoVPmxNHI5qQr74cx6 B2vg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760095063; x=1760699863; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Z1ynCVq0m0dwKkBAOEoWpD+qF9QKRnUMUdTWsdSWb50=; b=LlTHCmt5IziFaSYWS2pBBcjhXiLIwyi8vATJmquZ5E958B1bDo0j3ZzlGjlWDgGVma HvVMVNxf+Ke+Fecw9myWfYwnZWp3Qw6tvZqiqZBFhIvQlDm0ZkoFTs3ggl3ftQcQsDv9 0kb9jsgisQ+KHqcTKFUHMcRiknGhppoQAti8uYw8PiVTqdCQyi2XmvHEaO4SrXe5t0t6 fWsmsXuUcQw/Ov3BrndIbADQJ9NPec8Fc/mZ/WPRiXwuOlzFddT0iS1sTyOeqc3mSW/u kd6UKDHamGsz2PJ+uMn8VoGtam9jqFdkEtt0sQj9YaYEKO0+NPkAx3tBltM0I/7sOFji k4dg== X-Gm-Message-State: AOJu0YzU+iVgpHqLPv6UDU3JLm4j48PAGRocxGNMIFAhFRQfS0/PF7NV K7OPU2Kh+UM5CNASlq+00adg7O0dVuMOECJmiPN4nhLNMx86EtBzPqIuwvS9vMLJYDQ= X-Gm-Gg: ASbGncti+DrxO6tnCOJDR1oJcaIYi4ClqZ09j61Ndv/gSwuHfN7QDvHi5WIUf1oeSMR ail25O2r2K2sDLCpNE/eRIxH1icql+rHOZGZd10zVvtDQCsP251JE4DlQvp4WWBiWq+NJt5QXZW pViMm/h+TN1WSHJDtv3x075Sa1Io92vtEKQSA86oWfE7o1XzbBBeKMP0pALDolic+UiA1nBZMHz Vvnfx5bi8iGZxO/kVh/gc8lXV3e1LDSyhQItQDGY5dHAXcP8GzV7aEJh/a7znbRux53mGcnG6TY JsFnOOmz7T/vyTMiJj1k6RYWJov4Se6KItjImBX0tSKko2wfJZuvcB+Vtt/dLxqiRY7pxl43RCf 6Q7dqVy91gfFXL4V77KEsr0G8LmNXPV3iFMqQvoyPY5aoGf3d X-Google-Smtp-Source: AGHT+IEJyJwckoO/p0aVyGWvU5k2OM0lgE0S2o7VC0t5p2sDg5hRPW4SnUamM22kpxYfehRCibmZsA== X-Received: by 2002:a5d:5d88:0:b0:401:70eb:eec7 with SMTP id ffacd0b85a97d-4266e8dc113mr7191302f8f.43.1760095063534; Fri, 10 Oct 2025 04:17:43 -0700 (PDT) Received: from [192.168.50.4] ([82.78.167.59]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb489ac60sm42166215e9.16.2025.10.10.04.17.42 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 10 Oct 2025 04:17:43 -0700 (PDT) Message-ID: <7848e331-3d32-42ee-a05f-66ab40ef00be@tuxon.dev> Date: Fri, 10 Oct 2025 14:17:41 +0300 Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v5 3/6] arm64: dts: renesas: r9a08g045: Add PCIe node To: Biju Das , "lpieralisi@kernel.org" , "kwilczynski@kernel.org" , "mani@kernel.org" , "robh@kernel.org" , "bhelgaas@google.com" , "krzk+dt@kernel.org" , "conor+dt@kernel.org" , "geert+renesas@glider.be" , "magnus.damm" , "p.zabel@pengutronix.de" Cc: "linux-pci@vger.kernel.org" , "linux-renesas-soc@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , Claudiu Beznea , wsa+renesas References: <20251007133657.390523-1-claudiu.beznea.uj@bp.renesas.com> <20251007133657.390523-4-claudiu.beznea.uj@bp.renesas.com> From: Claudiu Beznea Content-Language: en-US In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Hi, Biju, On 10/7/25 16:44, Biju Das wrote: > Hi Claudiu, > >> -----Original Message----- >> From: Claudiu >> Sent: 07 October 2025 14:37 >> Subject: [PATCH v5 3/6] arm64: dts: renesas: r9a08g045: Add PCIe node >> >> From: Claudiu Beznea >> >> The RZ/G3S SoC has a variant (R9A08G045S33) which supports PCIe. Add the PCIe node. >> >> Tested-by: Wolfram Sang >> Reviewed-by: Geert Uytterhoeven >> Signed-off-by: Claudiu Beznea >> --- >> >> Changes in v5: >> - updated the last part of ranges and dma-ranges >> - collected tags >> >> Changes in v4: >> - moved the node to r9a08g045.dtsi >> - dropped the "s33" from the compatible string >> - added port node >> - re-ordered properties to have them grouped together >> >> Changes in v3: >> - collected tags >> - changed the ranges flags >> >> Changes in v2: >> - updated the dma-ranges to reflect the SoC capability; added a >> comment about it. >> - updated clock-names, interrupt names >> - dropped legacy-interrupt-controller node >> - added interrupt-controller property >> - moved renesas,sysc at the end of the node to comply with >> DT coding style >> >> arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 66 ++++++++++++++++++++++ >> 1 file changed, 66 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi >> index 16e6ac614417..00b43377877e 100644 >> --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi >> +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi >> @@ -717,6 +717,72 @@ eth1: ethernet@11c40000 { >> status = "disabled"; >> }; >> >> + pcie: pcie@11e40000 { >> + compatible = "renesas,r9a08g045-pcie"; >> + reg = <0 0x11e40000 0 0x10000>; >> + ranges = <0x02000000 0 0x30000000 0 0x30000000 0 0x08000000>; >> + /* Map all possible DRAM ranges (4 GB). */ >> + dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 1 0x00000000>; > > On RZ/G3E, HW manual mentions PCIe can access up to a 36-bit address space (access to DDR and PCIE0). > > Not sure about RZ/G3S? As of my knowledge/investigation, according to chapter 5.4.2.1 34-Bit Address Space Access of HW manual, revision 1.10, on RZ/G3S there are some bus masters that can access up to 34-bit address space, these being SDHI/eMMC, GEthernet, USB2.0, DMAC. The rest can access up to 32-bit address space. Thank you, Claudiu