From: Krzysztof Kozlowski <krzk@kernel.org>
To: Achal Verma <a-verma1@ti.com>, Tom Joseph <tjoseph@cadence.com>,
Lorenzo Pieralisi <lpieralisi@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Wilczy_ski <kw@linux.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Vignesh Raghavendra <vigneshr@ti.com>
Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
Milind Parab <mparab@cadence.com>,
wojciech.jasko-EXT@continental-corporation.com
Subject: Re: [PATCH v10 1/5] dt-bindings: PCI: ti,j721e-pci-*: add checks for num-lanes
Date: Thu, 16 Mar 2023 12:31:10 +0100 [thread overview]
Message-ID: <7bee3bba-d9e3-18fd-2aff-4316fe097741@kernel.org> (raw)
In-Reply-To: <20230316071238.200992-2-a-verma1@ti.com>
On 16/03/2023 08:12, Achal Verma wrote:
> From: Matt Ranostay <mranostay@ti.com>
>
> Add num-lanes schema checks based on compatible string on available lanes
> for that platform.
>
> Signed-off-by: Matt Ranostay <mranostay@ti.com>
> Signed-off-by: Achal Verma <a-verma1@ti.com>
> ---
Please use scripts/get_maintainers.pl to get a list of necessary people
and lists to CC. It might happen, that command when run on an older
kernel, gives you outdated entries. Therefore please be sure you base
your patches on recent Linux kernel.
Since you skipped important DT list, there will be no checks executed
here. It's a NAK unfortunately. :(
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-03-16 11:32 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-16 7:12 [PATCH v10 0/5] PCI: add 4x lane support for pci-j721e controllers Achal Verma
2023-03-16 7:12 ` [PATCH v10 1/5] dt-bindings: PCI: ti,j721e-pci-*: add checks for num-lanes Achal Verma
2023-03-16 11:31 ` Krzysztof Kozlowski [this message]
2023-03-16 11:58 ` [EXTERNAL] Re: [PATCH v10 1/5] dt-bindings: PCI: ti, j721e-pci-*: " Verma, Achal
2023-03-16 7:12 ` [PATCH v10 2/5] PCI: j721e: Add per platform maximum lane settings Achal Verma
2023-03-16 7:12 ` [PATCH v10 3/5] PCI: j721e: Add PCIe 4x lane selection support Achal Verma
2023-03-16 7:12 ` [PATCH v10 4/5] dt-bindings: PCI: ti,j721e-pci-*: add j784s4-pci-* compatible strings Achal Verma
2023-03-16 7:12 ` [PATCH v10 5/5] PCI: j721e: add j784s4 PCIe configuration Achal Verma
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7bee3bba-d9e3-18fd-2aff-4316fe097741@kernel.org \
--to=krzk@kernel.org \
--cc=a-verma1@ti.com \
--cc=bhelgaas@google.com \
--cc=kw@linux.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-omap@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mparab@cadence.com \
--cc=robh@kernel.org \
--cc=tjoseph@cadence.com \
--cc=vigneshr@ti.com \
--cc=wojciech.jasko-EXT@continental-corporation.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).