[PATCH v4 0/3] PCI: IPQ6018 PCIe controller support

Baruch Siach
2021-12-27T06:46:13Z

This series adds support for the single PCIe lane on IPQ6018 SoCs. The code is
ported from downstream Codeaurora v5.4 kernel. The main difference from
downstream code is the split of PCIe registers configuration from .init to
.post_init, since it requires phy_power_on().

Tested on IPQ6010 based hardware.

Changes in v4:

* Drop applied DT bits

* Add max-link-speed that was missing from the applied v2 patch

* Rebase the driver on v5.16-rc3

Changes in v3:

* Drop applied patches

* Rely on generic code for speed setup

* Drop unused macros

* Formatting fixes

Changes in v2:

* Add patch moving GEN3_RELATED macros to a common header

* Drop ATU configuration from pcie-qcom

* Remove local definition of common registers

* Use bulk clk and reset APIs

* Remove msi-parent from device-tree

Baruch Siach (2):
arm64: dts: qcom: ipq6018: add pcie max-link-speed
PCI: dwc: tegra: move GEN3_RELATED DBI register to common header

Selvam Sathappan Periakaruppan (1):
PCI: qcom: add support for IPQ60xx PCIe controller

arch/arm64/boot/dts/qcom/ipq6018.dtsi | 1 +
drivers/pci/controller/dwc/pcie-designware.h | 7 +
drivers/pci/controller/dwc/pcie-qcom.c | 145 +++++++++++++++++++
drivers/pci/controller/dwc/pcie-tegra194.c | 6 -
4 files changed, 153 insertions(+), 6 deletions(-)

--
2.34.1