From: ALOK TIWARI <alok.a.tiwari@oracle.com>
To: Richard Zhu <hongxing.zhu@nxp.com>,
frank.li@nxp.com, l.stach@pengutronix.de, lpieralisi@kernel.org,
kw@linux.com, manivannan.sadhasivam@linaro.org, robh@kernel.org,
bhelgaas@google.com, shawnguo@kernel.org, s.hauer@pengutronix.de,
kernel@pengutronix.de, festevam@gmail.com
Cc: linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
imx@lists.linux.dev, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 2/7] PCI: imx6: Skip one dw_pcie_wait_for_link() in workaround link training
Date: Fri, 11 Apr 2025 01:39:06 +0530 [thread overview]
Message-ID: <8a0f6f24-3344-4842-a9fc-e138860ad954@oracle.com> (raw)
In-Reply-To: <20250408025930.1863551-3-hongxing.zhu@nxp.com>
On 08-04-2025 08:29, Richard Zhu wrote:
> Remove one reduntant dw_pcie_wait_for_link() in link traning workaround
> because common framework already do that.
>
typo: reduntant -> redundant ,traning ->training
> Suggested-by: Manivannan Sadhasivam<manivannan.sadhasivam@linaro.org>
> Signed-off-by: Richard Zhu<hongxing.zhu@nxp.com>
> Reviewed-by: Frank Li<Frank.Li@nxp.com>
Thanks,
Alok
next prev parent reply other threads:[~2025-04-10 20:09 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-04-08 2:59 [PATCH v5 0/7] Add some enhancements for i.MX95 PCIe Richard Zhu
2025-04-08 2:59 ` [PATCH v5 1/7] PCI: imx6: Start link directly when workaround is not required Richard Zhu
2025-04-08 2:59 ` [PATCH v5 2/7] PCI: imx6: Skip one dw_pcie_wait_for_link() in workaround link training Richard Zhu
2025-04-10 20:09 ` ALOK TIWARI [this message]
2025-04-13 15:12 ` Manivannan Sadhasivam
2025-04-08 2:59 ` [PATCH v5 3/7] PCI: imx6: Toggle the cold reset for i.MX95 PCIe Richard Zhu
2025-04-09 9:51 ` Alexander Stein
2025-04-09 15:02 ` Frank Li
2025-04-10 13:08 ` Alexander Stein
2025-04-13 15:18 ` Manivannan Sadhasivam
2025-04-14 3:18 ` Hongxing Zhu
2025-04-08 2:59 ` [PATCH v5 4/7] PCI: imx6: Workaround i.MX95 PCIe may not exit L23 ready Richard Zhu
2025-04-13 15:30 ` Manivannan Sadhasivam
2025-04-08 2:59 ` [PATCH v5 5/7] PCI: imx6: Let i.MX95 PCIe compliance with 8GT/s Receiver Impedance ECN Richard Zhu
2025-04-08 2:59 ` [PATCH v5 6/7] PCI: imx6: Add PLL clock lock check for i.MX95 PCIe Richard Zhu
2025-04-13 15:33 ` Manivannan Sadhasivam
2025-04-14 3:16 ` Hongxing Zhu
2025-04-15 7:20 ` Manivannan Sadhasivam
2025-04-16 2:09 ` Hongxing Zhu
2025-04-08 2:59 ` [PATCH v5 7/7] PCI: imx6: Save and restore the LUT setting " Richard Zhu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8a0f6f24-3344-4842-a9fc-e138860ad954@oracle.com \
--to=alok.a.tiwari@oracle.com \
--cc=bhelgaas@google.com \
--cc=festevam@gmail.com \
--cc=frank.li@nxp.com \
--cc=hongxing.zhu@nxp.com \
--cc=imx@lists.linux.dev \
--cc=kernel@pengutronix.de \
--cc=kw@linux.com \
--cc=l.stach@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox