messages from 2026-08-19 10:24:37 to 2026-08-19 19:14:24 UTC [more...]
[PATCH RESEND v23 0/3] rust: leds: add led classdev abstractions
2026-08-19 19:14 UTC (7+ messages)
` [PATCH RESEND v23 1/3] rust: leds: add basic "
` [PATCH RESEND v23 2/3] rust: leds: add Mode trait
` [PATCH RESEND v23 3/3] rust: leds: add multicolor classdev abstractions
[PATCH 0/2] Rely on regmap APIs in tc9563 PCI/pwrctrl driver
2026-08-19 17:50 UTC (2+ messages)
[PATCH v3] PCI: vmd: Add VMD Device ID Support for Intel Nova Lake (NVL) and Dunlow (DNL)
2026-08-19 17:42 UTC (3+ messages)
[PATCH v6 0/2] pci: AMD: Add Versal2 CPM6 PCIe host controller support
2026-08-19 17:32 UTC (5+ messages)
` [PATCH v6 1/2] dt-bindings: PCI: amd-mdb: Add CPM6 support
` [PATCH v6 2/2] PCI: amd-mdb: Add CPM6 host controller support
[PATCH v5 0/9] PCI passthru on Hyper-V
2026-08-19 16:33 UTC (9+ messages)
` [PATCH v5 7/9] x86/hyperv: Implement Hyper-V virtual IOMMU
[PATCH v2 0/3] x86/irq: Fix lost interrupts on CPU hot-unplug for Hyper-V PCI/MSI
2026-08-19 15:59 UTC (5+ messages)
` [PATCH v2 2/3] x86/irq: Use irq_chip_retrigger_hierarchy() in fixup_irqs()
[PATCH v2 00/13] x86/msr: Drop 32-bit MSR interfaces
2026-08-19 15:33 UTC (6+ messages)
` [PATCH v2 12/13] treewide: convert rdmsrq() from a macro to an inline function
[PATCH v4 0/2] CPM6 Channel Separation Support
2026-08-19 15:22 UTC (3+ messages)
` [PATCH v4 1/2] dmaengine: dw-edma: Enable Chan Separation via VSEC
[PATCH v2 0/2] PCI/CXL: Distinguish CXL capabilities in MCAP
2026-08-19 15:09 UTC (5+ messages)
` [PATCH v2 2/2] cxl/core: Skip non-CXL "
` "
[PATCH v2 0/4] PCI: of: warn on bogus device_type property
2026-08-19 14:23 UTC (7+ messages)
` [PATCH v2 3/4] PCI: of: make a flags argument optional
` [PATCH v2 4/4] PCI: of: introduce of_pci_verify_node()
[PATCH v1] dmaengine: dw-edma: Cosmetic Changes
2026-08-19 14:20 UTC (2+ messages)
[PATCH v5 0/6] bus: mhi: host: Add support for mhi bus bw
2026-08-19 13:25 UTC (7+ messages)
` [PATCH v5 1/6] PCI/bwctrl: Set host bridge OPP and optionally disable ASPM around link retraining
` [PATCH v5 2/6] PCI: Export pci_set_target_speed()
` [PATCH v5 3/6] PCI: Add pci_lnkctl2_bus_speed() to convert lnkctl2speed to pci_bus_speed
` [PATCH v5 4/6] bus: mhi: host: Add support for Bandwidth scale
` [PATCH v5 5/6] wifi: ath11k: Add support for MHI bandwidth scaling
` [PATCH v5 6/6] PCI: qcom: Enable ASPM disabling during link retraining
PCI_P2PDMA_MAP_BUS_ADDR and PCIe ATS?
2026-08-19 13:04 UTC (6+ messages)
[PATCH v5 0/7] Global Software Interrupt Moderation (GSIM)
2026-08-19 12:59 UTC (15+ messages)
` [PATCH v5 1/7] genirq: Add flags for software interrupt moderation
` [PATCH v5 2/7] genirq: Add GSIM infrastructure
` [PATCH v5 3/7] genirq: Implement core GSIM moderation logic
` [PATCH v5 4/7] genirq: Integrate GSIM into interrupt flow
` [PATCH v5 5/7] genirq: Add GSIM user space configuration (procfs)
` [PATCH v5 6/7] genirq: Adaptive Global Software Interrupt Moderation (GSIM)
` [PATCH v5 7/7] PCI/MSI: re-enable conditional parent mask/unmask with sw moderation
[PATCH v3 00/16] rust: io: support register projections and remove relative registers
2026-08-19 11:26 UTC (33+ messages)
` [PATCH v3 01/16] rust: io: register: reimplement as proc macro
` [PATCH v3 02/16] rust: mem: add `transmute` with deferred size check
` [PATCH v3 03/16] rust: mem: add `AsRepr` and `AsReprMut`
` [PATCH v3 04/16] rust: io: perform conversions using `AsRepr`
` [PATCH v3 05/16] rust: io: support register projections
` [PATCH v3 06/16] rust: io: register: allow explicit base type specification
` [PATCH v3 07/16] gpu: nova-core: specify base type for registers
` [PATCH v3 08/16] drm/tyr: "
` [PATCH v3 09/16] samples: rust: pci: "
` [PATCH v3 10/16] rust: io: register: make register have a typed base
` [PATCH v3 11/16] rust: io: register: support fixed offset register without bitfield
` [PATCH v3 12/16] gpu: nova-core: use projection for PFALCON and PFALCON2 registers
` [PATCH v3 13/16] gpu: nova-core: convert hshub0 from relative register to projection
` [PATCH v3 14/16] rust: io: register: remove relative registers
` [PATCH v3 15/16] rust: io: register: remove `Register` trait and cleanup macro
` [PATCH v3 16/16] rust: io: register: unify handling of register with/without bitfields
[PATCH] PCI/pcie: Add PCIe Lane Margining at Receiver (LMR) support
2026-08-19 11:14 UTC (2+ messages)
[PATCH] PCI: qcom: Add register dump support for PCIe Link Down events
2026-08-19 10:45 UTC (2+ messages)
[PATCH] PCI: Disable not supported reset methods on DG1 0x4905
2026-08-19 10:30 UTC (2+ messages)
page: | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).