From: Vinod Koul <vkoul@kernel.org>
To: Abel Vesa <abel.vesa@linaro.org>
Cc: "Andy Gross" <agross@kernel.org>,
"Bjorn Andersson" <andersson@kernel.org>,
"Konrad Dybcio" <konrad.dybcio@linaro.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Kishon Vijay Abraham I" <kishon@kernel.org>,
"Manivannan Sadhasivam" <mani@kernel.org>,
"Johan Hovold" <johan+linaro@kernel.org>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
"Linux Kernel Mailing List" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v9 00/11] sm8550: Add PCIe HC and PHY support
Date: Fri, 10 Feb 2023 22:28:18 +0530 [thread overview]
Message-ID: <Y+Z3qs3uuad4ViIu@matsya> (raw)
In-Reply-To: <20230208180020.2761766-1-abel.vesa@linaro.org>
On 08-02-23, 20:00, Abel Vesa wrote:
> For changelogs please look at each patch individually.
>
> Abel Vesa (11):
> dt-bindings: phy: Add QMP PCIe PHY comptible for SM8550
> phy: qcom-qmp: pcs: Add v6 register offsets
> phy: qcom-qmp: pcs: Add v6.20 register offsets
> phy: qcom-qmp: pcs-pcie: Add v6 register offsets
> phy: qcom-qmp: pcs-pcie: Add v6.20 register offsets
> phy: qcom-qmp: qserdes-txrx: Add v6.20 register offsets
> phy: qcom-qmp: qserdes-lane-shared: Add v6 register offsets
> phy: qcom-qmp-pcie: Add support for SM8550 g3x2 and g4x2 PCIEs
Applied to phy-next, thanks
> dt-bindings: PCI: qcom: Add SM8550 compatible
> PCI: qcom: Add SM8550 PCIe support
> arm64: dts: qcom: sm8550: Fix PCIe PHYs and controllers nodes
>
> .../devicetree/bindings/pci/qcom,pcie.yaml | 40 ++
> .../phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 30 +-
> arch/arm64/boot/dts/qcom/sm8550-mtp.dts | 10 +
> arch/arm64/boot/dts/qcom/sm8550.dtsi | 52 +--
> drivers/pci/controller/dwc/pcie-qcom.c | 25 +-
> drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 346 +++++++++++++++++-
> .../phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h | 15 +
> .../qualcomm/phy-qcom-qmp-pcs-pcie-v6_20.h | 23 ++
> drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6.h | 16 +
> drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6_20.h | 18 +
> .../phy-qcom-qmp-qserdes-ln-shrd-v6.h | 32 ++
> .../phy-qcom-qmp-qserdes-txrx-v6_20.h | 45 +++
> drivers/phy/qualcomm/phy-qcom-qmp.h | 6 +
> 13 files changed, 611 insertions(+), 47 deletions(-)
> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h
> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6_20.h
> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6.h
> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-v6_20.h
> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-ln-shrd-v6.h
> create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6_20.h
>
> --
> 2.34.1
--
~Vinod
next prev parent reply other threads:[~2023-02-10 16:58 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-08 18:00 [PATCH v9 00/11] sm8550: Add PCIe HC and PHY support Abel Vesa
2023-02-08 18:00 ` [PATCH v9 01/11] dt-bindings: phy: Add QMP PCIe PHY comptible for SM8550 Abel Vesa
2023-02-08 18:00 ` [PATCH v9 02/11] phy: qcom-qmp: pcs: Add v6 register offsets Abel Vesa
2023-02-08 18:00 ` [PATCH v9 03/11] phy: qcom-qmp: pcs: Add v6.20 " Abel Vesa
2023-02-08 18:00 ` [PATCH v9 04/11] phy: qcom-qmp: pcs-pcie: Add v6 " Abel Vesa
2023-02-08 18:00 ` [PATCH v9 05/11] phy: qcom-qmp: pcs-pcie: Add v6.20 " Abel Vesa
2023-02-08 18:00 ` [PATCH v9 06/11] phy: qcom-qmp: qserdes-txrx: " Abel Vesa
2023-02-08 18:00 ` [PATCH v9 07/11] phy: qcom-qmp: qserdes-lane-shared: Add v6 " Abel Vesa
2023-02-08 18:00 ` [PATCH v9 08/11] phy: qcom-qmp-pcie: Add support for SM8550 g3x2 and g4x2 PCIEs Abel Vesa
2023-02-08 18:00 ` [PATCH v9 09/11] dt-bindings: PCI: qcom: Add SM8550 compatible Abel Vesa
2023-02-08 18:00 ` [PATCH v9 10/11] PCI: qcom: Add SM8550 PCIe support Abel Vesa
2023-02-08 18:00 ` [PATCH v9 11/11] arm64: dts: qcom: sm8550: Fix PCIe PHYs and controllers nodes Abel Vesa
2023-02-10 16:58 ` Vinod Koul [this message]
2023-03-15 23:34 ` (subset) [PATCH v9 00/11] sm8550: Add PCIe HC and PHY support Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y+Z3qs3uuad4ViIu@matsya \
--to=vkoul@kernel.org \
--cc=abel.vesa@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=johan+linaro@kernel.org \
--cc=kishon@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=mani@kernel.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).