From: Niklas Cassel <cassel@kernel.org>
To: "Jingoo Han" <jingoohan1@gmail.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Rob Herring" <robh@kernel.org>,
"Bjorn Helgaas" <bhelgaas@google.com>
Cc: Shawn Lin <shawn.lin@rock-chips.com>,
Damien Le Moal <dlemoal@kernel.org>,
linux-pci@vger.kernel.org
Subject: Re: [PATCH v2 1/2] PCI: dwc: ep: Add dw_pcie_ep_hide_ext_capability()
Date: Fri, 7 Mar 2025 13:54:49 +0100 [thread overview]
Message-ID: <Z8rsmQpCWp2yVZ92@ryzen> (raw)
In-Reply-To: <20250307124732.704375-5-cassel@kernel.org>
On Fri, Mar 07, 2025 at 01:47:34PM +0100, Niklas Cassel wrote:
> Add dw_pcie_ep_hide_ext_capability() which can be used by an endpoint
> controller driver to hide a capability.
>
> This can be useful to hide a capability that is buggy, such that the
> host side does not try to enable the buggy capability.
>
> Suggested-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> Signed-off-by: Niklas Cassel <cassel@kernel.org>
> ---
> .../pci/controller/dwc/pcie-designware-ep.c | 38 +++++++++++++++++++
> drivers/pci/controller/dwc/pcie-designware.h | 7 ++++
> 2 files changed, 45 insertions(+)
>
> diff --git a/drivers/pci/controller/dwc/pcie-designware-ep.c b/drivers/pci/controller/dwc/pcie-designware-ep.c
> index a8568808b5e5..d671fea1e7c6 100644
> --- a/drivers/pci/controller/dwc/pcie-designware-ep.c
> +++ b/drivers/pci/controller/dwc/pcie-designware-ep.c
> @@ -102,6 +102,44 @@ static u8 dw_pcie_ep_find_capability(struct dw_pcie_ep *ep, u8 func_no, u8 cap)
> return __dw_pcie_ep_find_next_cap(ep, func_no, next_cap_ptr, cap);
> }
>
> +/**
> + * dw_pcie_ep_hide_ext_capability - Hide a capability from the linked list
> + * @pci: DWC PCI device
> + * @prev_cap: Capability preceding the capability that should be hidden
> + * @cap: Capability that should be hidden
> + *
> + * Return: 0 if success, errno otherwise.
> + */
> +int dw_pcie_ep_hide_ext_capability(struct dw_pcie *pci, u8 prev_cap, u8 cap)
> +{
> + u16 prev_cap_offset, cap_offset;
> + u32 prev_cap_header, cap_header;
> +
> + prev_cap_offset = dw_pcie_find_ext_capability(pci, prev_cap);
> + if (!prev_cap_offset)
> + return -EINVAL;
> +
> + prev_cap_header = dw_pcie_readl_dbi(pci, prev_cap_offset);
> + cap_offset = PCI_EXT_CAP_NEXT(prev_cap_header);
> + cap_header = dw_pcie_readl_dbi(pci, cap_offset);
> +
> + /* cap must immediately follow prev_cap. */
> + if (PCI_EXT_CAP_ID(cap_header) != cap)
> + return -EINVAL;
> +
> + /* Clear next ptr. */
> + prev_cap_header &= ~GENMASK(31, 20);
> +
> + /* Set next ptr to next ptr of cap. */
> + prev_cap_header |= cap_header & GENMASK(31, 20);
> +
> + dw_pcie_dbi_ro_wr_en(pci);
> + dw_pcie_writel_dbi(pci, prev_cap_offset, prev_cap_header);
> + dw_pcie_dbi_ro_wr_dis(pci);
> +
> + return 0;
> +}
We should have a:
EXPORT_SYMBOL_GPL(dw_pcie_ep_hide_ext_capability);
here too for it to work with PCI EPC drivers that can be built as modules.
Tell me if I should send a v3, or if you can amend this line when applying.
Kind regards,
Niklas
next prev parent reply other threads:[~2025-03-07 12:54 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-03-07 12:47 [PATCH v2 0/2] PCI: dw-rockchip: hide broken ATS cap in EP-mode Niklas Cassel
2025-03-07 12:47 ` [PATCH v2 1/2] PCI: dwc: ep: Add dw_pcie_ep_hide_ext_capability() Niklas Cassel
2025-03-07 12:54 ` Niklas Cassel [this message]
2025-03-07 12:47 ` [PATCH v2 2/2] PCI: dw-rockchip: Hide broken ATS capability Niklas Cassel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Z8rsmQpCWp2yVZ92@ryzen \
--to=cassel@kernel.org \
--cc=bhelgaas@google.com \
--cc=dlemoal@kernel.org \
--cc=jingoohan1@gmail.com \
--cc=kw@linux.com \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh@kernel.org \
--cc=shawn.lin@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox