From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67DB76FCB for ; Mon, 29 Apr 2024 06:41:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714372874; cv=none; b=g2j77OeuXWc6iisLYYxilf7iOGkwUHFF6OGDQtjDlL/P9+Gp8HF51Gn1Us6IZd3Yx1lOXixvWWA3Z4KIC1iToCKj+xOU73JRpktakTLolGCpKRHogssM+2R8dTxRNv53JwrxuXhCgnOCrWW5YZW2bYxEqCj7zpuVanlnC0rakg0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714372874; c=relaxed/simple; bh=YeRC4XxrlBzoc6aB9nHXzHEeLpZealXCAg5sLvD6yWA=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=kLmUcyzcpG7h8cPEGJfesC7OYU7+yzq6xV9nNT3EIF2DLpYgqBFQ/qX3UE5kxz32vyqzDf2N23WhjlaNXnQv8XFF9r2DK6U8h0CroQKI1tC6ZhkuMep5KhBjdt+0KSSvFpJheLWHLe0zWNCRaa61YslPeqUXCg3fz0tWNOwm9zI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=h1N4ehux; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="h1N4ehux" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-1e4266673bbso35702825ad.2 for ; Sun, 28 Apr 2024 23:41:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1714372872; x=1714977672; darn=vger.kernel.org; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date:from:to :cc:subject:date:message-id:reply-to; bh=g3CHl/SFXqYAERGdLxtaMngC8S6DnU6XgXGwCxtAafo=; b=h1N4ehuxNf1WNo9AT27O1M9NrihbnhveVDvKhdRXUk6djD2BVg/jaAjQQNfohwmjQZ m8AQgehMo4iCgd23HXNFlEtW++ATzzGQ4r6fITUcpaaf0sKOL9qVZvSPko1At/+1pD34 G3Cbm9jepoDNI3LkaGP9u9vOQtrNXSvO2Z0gGstE0ZCwDElHSjuF0I1yV8yRQX6WKQYM jRtOJqlPaSQ711yMHUW6OOCBYGZzuwCQC5Z4FOwnKDbbsFLnkr2JSdfFKzD0QZdhoOhn dNAJxtavnh8+CtDVpKJB9ssP/p+c8pjDq2nT9EXIzrKUo8UXuPiWlA0DPZ9dwF8zn3Et klWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1714372872; x=1714977672; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=g3CHl/SFXqYAERGdLxtaMngC8S6DnU6XgXGwCxtAafo=; b=FFOT1P0p/Tb7ipe41KRQ2l1ev1GHND94vlsTrVV5LzxtEUL6lQJdoZtUD51Fhb7vMQ SB4JJxG1DJsWyEQrycZez1EQuBwauU+A7ynq1RZu/Y0okUVD/Y+GxlnVwUSbl454w/MO f1JVQLizRLB6E9rvHxcKAVMM9eTlEJt1mqEZufgPpJTfwLqlaZAWQILKGlfzoYOaXHjV HsFSPblzE4sgC8f+CvGVYrQMO/izTlr+QfZXEzeREhsgIBJVwkskjS1h7ETatDyyMjxy e3PwugpSURTTeRY/WK8fClDu96Pxctebme4zB9WflrcRXfX10iJ/WzMn/KuR7CfT7x08 YvLw== X-Forwarded-Encrypted: i=1; AJvYcCVv9OfmIrXY6kUcY3hLBb/6JhmFFJr4GrW5CgF9BosJ5xg52NW0KSaqPKvHRJ/Gi4OeL8XbWMiMzTYvqv1H6kir2Hepe0LCR/Sq X-Gm-Message-State: AOJu0YzELQiHTOXqFFvket1S2oPS0Y8qUlA+0rP1Ka6cCFlDPblUy9C+ rOzqHGGim5ucqNDM21FylczAgfJWurB9tQb9FdQPQEveZ/Gsx8RIDVOmYKG4xTU= X-Google-Smtp-Source: AGHT+IHJIq5O7lAJlnVgT2TPMMefYPHPYX81CZ0/PXoTk2cDvl0s5hdpuoLRaOXaOY+XM//0LK1HGQ== X-Received: by 2002:a17:902:bf01:b0:1e8:32ed:6f6d with SMTP id bi1-20020a170902bf0100b001e832ed6f6dmr9271613plb.39.1714372871641; Sun, 28 Apr 2024 23:41:11 -0700 (PDT) Received: from sunil-laptop ([106.51.187.62]) by smtp.gmail.com with ESMTPSA id u9-20020a170902bf4900b001e26b7ac950sm19421830pls.272.2024.04.28.23.41.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Apr 2024 23:41:11 -0700 (PDT) Date: Mon, 29 Apr 2024 12:11:00 +0530 From: Sunil V L To: =?utf-8?B?QmrDtnJuIFTDtnBlbA==?= Cc: "Rafael J. Wysocki" , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-acpi@vger.kernel.org, linux-pci@vger.kernel.org, acpica-devel@lists.linux.dev, Catalin Marinas , Will Deacon , Paul Walmsley , Palmer Dabbelt , Albert Ou , Len Brown , Bjorn Helgaas , Anup Patel , Thomas Gleixner , Samuel Holland , Robert Moore , Haibo1 Xu , Conor Dooley , Andrew Jones , Atish Kumar Patra , Andrei Warkentin , Marc Zyngier Subject: Re: [RFC PATCH v4 00/20] RISC-V: ACPI: Add external interrupt controller support Message-ID: References: <20240415170113.662318-1-sunilvl@ventanamicro.com> <871q6uir15.fsf@all.your.base.are.belong.to.us> Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <871q6uir15.fsf@all.your.base.are.belong.to.us> On Wed, Apr 24, 2024 at 07:55:50PM +0200, Björn Töpel wrote: > "Rafael J. Wysocki" writes: > > > On Mon, Apr 15, 2024 at 7:01 PM Sunil V L wrote: > >> > >> This series adds support for the below ECR approved by ASWG. > >> 1) MADT - https://drive.google.com/file/d/1oMGPyOD58JaPgMl1pKasT-VKsIKia7zR/view?usp=sharing > >> > >> The series primarily enables irqchip drivers for RISC-V ACPI based > >> platforms. > >> > >> The series can be broadly categorized like below. > >> > >> 1) PCI ACPI related functions are migrated from arm64 to common file so > >> that we don't need to duplicate them for RISC-V. > >> > >> 2) Added support for re-ordering the probe of interrupt controllers when > >> IRQCHIP_ACPI_DECLARE is used. > >> > >> 3) To ensure probe order between interrupt controllers and devices, > >> implicit dependency is created similar to when _DEP is present. > >> > >> 4) When PNP devices like Generic 16550A UART, have the dependency on the > >> interrupt controller, they will not be added to PNP data structures. So, > >> added second phase of pnpacpi_init to handle this. > >> > >> 5) ACPI support added in RISC-V interrupt controller drivers. > >> > >> This series is still kept as RFC to seek feedback on above design > >> changes. Looking forward for the feedback! > > > > I've looked at the patches and I don't see anything deeply concerning > > in them from the ACPI core code perspective. > > > > The changes look reasonably straightforward to me. > > Sunil, given Rafael's input, it sounds like it's time for a patch > proper. This is really the missing piece to make ACPI usable on RISC-V! > > Thanks for the nice work! > Björn > > FWIW, > Tested-by: Björn Töpel > Sorry for the delayed response. I was AFK last week. Many thanks!!, Rafael. Let me send next version without RFC. Thank you very much Björn for testing it. Thanks, Sunil