Re: [PATCH v2] PCI: Use standard wait times for PCIe link monitoring

[Thierry Reding <thierry.reding@gmail.com>]

[-- Attachment #1: Type: text/plain, Size: 1297 bytes --]

On Fri, Mar 20, 2026 at 11:48:21PM +0100, Thierry Reding wrote:
> From: Thierry Reding <treding@nvidia.com>
> 
> Instead of defining the wait values for each driver, use common values
> defined in the core pci.h header file. Note that most drivers don't use
> the millisecond waits, but rather usleep_range(), so add these commonly
> used values to the header so that all drivers can use them.
> 
> Signed-off-by: Thierry Reding <treding@nvidia.com>
> ---
> Changes in v2:
> - fix build for Cadence
> 
>  .../pci/controller/cadence/pcie-cadence-host-common.c    | 6 ++++--
>  drivers/pci/controller/cadence/pcie-cadence-lga-regs.h   | 5 -----
>  drivers/pci/controller/mobiveil/pcie-mobiveil.c          | 4 ++--
>  drivers/pci/controller/mobiveil/pcie-mobiveil.h          | 5 -----
>  drivers/pci/controller/pci-aardvark.c                    | 7 ++-----
>  drivers/pci/controller/pcie-xilinx-nwl.c                 | 9 ++-------
>  drivers/pci/controller/plda/pcie-starfive.c              | 9 ++-------
>  drivers/pci/pci.h                                        | 2 ++
>  8 files changed, 14 insertions(+), 33 deletions(-)

Hi Bjorn,

I need to pick this up into the Tegra264 PCIe series to satisfy a build
dependency, so please ignore this version.

Thanks,
Thierry

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]