From: Krzysztof Kozlowski <krzk@kernel.org>
To: Andrea della Porta <andrea.porta@suse.com>
Cc: Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Florian Fainelli <florian.fainelli@broadcom.com>,
Broadcom internal kernel review list
<bcm-kernel-feedback-list@broadcom.com>,
Lorenzo Pieralisi <lpieralisi@kernel.org>,
Krzysztof Wilczynski <kw@linux.com>,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Linus Walleij <linus.walleij@linaro.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will@kernel.org>,
Bartosz Golaszewski <brgl@bgdev.pl>,
Derek Kiernan <derek.kiernan@amd.com>,
Dragan Cvetic <dragan.cvetic@amd.com>,
Arnd Bergmann <arnd@arndb.de>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Saravana Kannan <saravanak@google.com>,
linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-rpi-kernel@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
linux-gpio@vger.kernel.org,
Masahiro Yamada <masahiroy@kernel.org>,
Stefan Wahren <wahrenst@gmx.net>,
Herve Codina <herve.codina@bootlin.com>,
Luca Ceresoli <luca.ceresoli@bootlin.com>,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Andrew Lunn <andrew@lunn.ch>
Subject: Re: [PATCH v3 02/12] dt-bindings: pinctrl: Add RaspberryPi RP1 gpio/pinctrl/pinmux bindings
Date: Thu, 31 Oct 2024 19:10:26 +0100 [thread overview]
Message-ID: <cc2e1a17-c5b1-4608-8e32-a6dea23a7efb@kernel.org> (raw)
In-Reply-To: <ZyOPHm7fl_vW7mAJ@apocalypse>
On 31/10/2024 15:07, Andrea della Porta wrote:
> Hi Krzysztof,
>
> On 08:26 Tue 29 Oct , Krzysztof Kozlowski wrote:
>> On Mon, Oct 28, 2024 at 03:07:19PM +0100, Andrea della Porta wrote:
>>> Add device tree bindings for the gpio/pin/mux controller that is part of
>>> the RP1 multi function device, and relative entries in MAINTAINERS file.
>>>
>>> Signed-off-by: Andrea della Porta <andrea.porta@suse.com>
>>> ---
>>> .../pinctrl/raspberrypi,rp1-gpio.yaml | 163 ++++++++++++++++++
>>> MAINTAINERS | 2 +
>>> 2 files changed, 165 insertions(+)
>>> create mode 100644 Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml
>>>
>>> diff --git a/Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml b/Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml
>>> new file mode 100644
>>> index 000000000000..465a53a6d84f
>>> --- /dev/null
>>> +++ b/Documentation/devicetree/bindings/pinctrl/raspberrypi,rp1-gpio.yaml
>>> @@ -0,0 +1,163 @@
>>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>>> +%YAML 1.2
>>> +---
>>> +$id: http://devicetree.org/schemas/pinctrl/raspberrypi,rp1-gpio.yaml#
>>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>>> +
>>> +title: RaspberryPi RP1 GPIO/Pinconf/Pinmux Controller submodule
>>> +
>>> +maintainers:
>>> + - Andrea della Porta <andrea.porta@suse.com>
>>> +
>>> +description:
>>> + The RP1 chipset is a Multi Function Device containing, among other sub-peripherals,
>>> + a gpio/pinconf/mux controller whose 54 pins are grouped into 3 banks. It works also
>>
>> Please wrap code according to coding style (checkpatch is not a coding
>> style description but only a tool).
>
> Ack.
>
>>
>>> + as an interrupt controller for those gpios.
>>> +
>>> +properties:
>>> + compatible:
>>> + const: raspberrypi,rp1-gpio
>>> +
>>> + reg:
>>> + maxItems: 3
>>> + description: One reg specifier for each one of the 3 pin banks.
>>> +
>>> + '#gpio-cells':
>>> + description: The first cell is the pin number and the second cell is used
>>> + to specify the flags (see include/dt-bindings/gpio/gpio.h).
>>> + const: 2
>>> +
>>> + gpio-controller: true
>>> +
>>> + gpio-ranges:
>>> + maxItems: 1
>>> +
>>> + gpio-line-names:
>>> + maxItems: 54
>>> +
>>> + interrupts:
>>> + maxItems: 3
>>> + description: One interrupt specifier for each one of the 3 pin banks.
>>> +
>>> + '#interrupt-cells':
>>> + description:
>>> + Specifies the Bank number [0, 1, 2] and Flags as defined in
>>> + include/dt-bindings/interrupt-controller/irq.h.
>>> + const: 2
>>> +
>>> + interrupt-controller: true
>>> +
>>> +additionalProperties:
>>
>> Not much improved. You are supposed to have here pattern, just like
>> other bindings. I asked for this last time.
>>
>> And there are examples using it - almost all or most of pinctrl
>> bindings, including bindings having subnodes (but you do not use such
>> case here).
>
> This is the same approach used in [1], which seems quite recent. I did't
2021, so not that recent, but you are right that it's not the example I
would recommend. See rather:
git grep pins -- Documentation/devicetree/bindings/pinctrl/ | grep '\$'
pins, groups, states, etc.
> use pattern because I wouldn't really want to enforce a particular naming
> scheme. Subnodes are used, please see below. Since pinctrl.yaml explicitly
But we want to enforce, because it brings uniformity and matches
partially generic naming patterns.
> says that there is no common binding but each device has its own, I
> thought that was reasonable choice. Should I enforce some common pattern,
> then?
Yes, you should. Again, look at other bindings, e.g. qcom tlmm or lpass lpi.
>
>>
>>> + anyOf:
>>> + - type: object
>>> + additionalProperties: false
>>> + allOf:
>>> + - $ref: pincfg-node.yaml#
>>> + - $ref: pinmux-node.yaml#
>>> +
>>> + description:
>>> + Pin controller client devices use pin configuration subnodes (children
>>> + and grandchildren) for desired pin configuration.
>>> + Client device subnodes use below standard properties.
>>> +
>>> + properties:
>>> + pins:
>>> + description:
>>> + A string (or list of strings) adhering to the pattern 'gpio[0-5][0-9]'
>>> + function: true
>>> + bias-disable: true
>>> + bias-pull-down: true
>>> + bias-pull-up: true
>>> + slew-rate:
>>> + description: 0 is slow slew rate, 1 is fast slew rate
>>> + enum: [ 0, 1 ]
>>> + drive-strength:
>>> + enum: [ 2, 4, 8, 12 ]
>>> +
>>> + - type: object
>>> + additionalProperties:
>>> + $ref: "#/additionalProperties/anyOf/0"
>>
>> Your example does not use any subnodes, so this looks not needed.
>
> The example has subnodes, as in the following excerpt from the example:
I meant, you do not need properties in subnodes (1st level). You only
want properties in subnodes of subnodes, so 2nd level. What is the point
of allowing them in 1st level?
Best regards,
Krzysztof
next prev parent reply other threads:[~2024-10-31 18:10 UTC|newest]
Thread overview: 56+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-28 14:07 [PATCH v3 00/12] Add support for RaspberryPi RP1 PCI device using a DT overlay Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 01/12] dt-bindings: clock: Add RaspberryPi RP1 clock bindings Andrea della Porta
2024-10-28 14:21 ` Krzysztof Kozlowski
2024-10-29 7:23 ` Krzysztof Kozlowski
2024-10-31 9:16 ` Andrea della Porta
2024-11-15 11:31 ` Andrea della Porta
2024-11-15 23:00 ` Stephen Boyd
2024-10-28 14:07 ` [PATCH v3 02/12] dt-bindings: pinctrl: Add RaspberryPi RP1 gpio/pinctrl/pinmux bindings Andrea della Porta
2024-10-29 7:26 ` Krzysztof Kozlowski
2024-10-31 14:07 ` Andrea della Porta
2024-10-31 18:10 ` Krzysztof Kozlowski [this message]
2024-11-04 11:11 ` Andrea della Porta
2024-11-07 11:57 ` Krzysztof Kozlowski
2024-10-28 14:07 ` [PATCH v3 03/12] dt-bindings: pci: Add common schema for devices accessible through PCI BARs Andrea della Porta
2024-10-29 7:28 ` Krzysztof Kozlowski
2024-10-31 14:20 ` Andrea della Porta
2024-10-31 18:06 ` Krzysztof Kozlowski
2024-11-04 11:18 ` Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 04/12] dt-bindings: misc: Add device specific bindings for RaspberryPi RP1 Andrea della Porta
2024-11-06 14:50 ` Manivannan Sadhasivam
2024-11-07 7:17 ` Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 05/12] PCI: of_property: Assign PCI instead of CPU bus address to dynamic bridge nodes Andrea della Porta
2024-10-28 16:57 ` Bjorn Helgaas
2024-11-02 17:09 ` Manivannan Sadhasivam
2024-11-04 8:54 ` Andrea della Porta
2024-11-04 15:05 ` Manivannan Sadhasivam
2024-11-04 23:49 ` Bjorn Helgaas
2024-11-06 14:35 ` Manivannan Sadhasivam
2024-11-07 9:06 ` Andrea della Porta
2024-11-07 10:48 ` Manivannan Sadhasivam
2024-11-07 11:51 ` Stanimir Varbanov
2024-11-04 8:06 ` Herve Codina
2024-11-04 8:38 ` Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 06/12] of: address: Preserve the flags portion on 1:1 dma-ranges mapping Andrea della Porta
2024-11-04 8:08 ` Herve Codina
2024-10-28 14:07 ` [PATCH v3 07/12] clk: rp1: Add support for clocks provided by RP1 Andrea della Porta
2024-10-28 22:20 ` Stephen Boyd
2024-11-05 8:30 ` Andrea della Porta
2024-10-31 12:07 ` kernel test robot
2024-10-31 14:12 ` kernel test robot
2024-11-01 4:14 ` kernel test robot
2024-10-28 14:07 ` [PATCH v3 08/12] pinctrl: rp1: Implement RaspberryPi RP1 gpio support Andrea della Porta
2024-10-28 22:16 ` Linus Walleij
2024-10-28 22:18 ` Linus Walleij
2024-10-31 14:44 ` Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 09/12] arm64: dts: rp1: Add support for RaspberryPi's RP1 device Andrea della Porta
2024-11-04 13:29 ` Stanimir Varbanov
2024-11-05 14:31 ` Andrea della Porta
2024-11-06 12:28 ` Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 10/12] misc: rp1: RaspberryPi RP1 misc driver Andrea della Porta
2024-11-04 13:43 ` Stanimir Varbanov
2024-11-05 15:53 ` Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 11/12] arm64: dts: bcm2712: Add external clock for RP1 chipset on Rpi5 Andrea della Porta
2024-10-28 20:49 ` Stephen Boyd
2024-10-31 14:46 ` Andrea della Porta
2024-10-28 14:07 ` [PATCH v3 12/12] arm64: defconfig: Enable RP1 misc/clock/gpio drivers Andrea della Porta
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cc2e1a17-c5b1-4608-8e32-a6dea23a7efb@kernel.org \
--to=krzk@kernel.org \
--cc=andrea.porta@suse.com \
--cc=andrew@lunn.ch \
--cc=arnd@arndb.de \
--cc=bcm-kernel-feedback-list@broadcom.com \
--cc=bhelgaas@google.com \
--cc=brgl@bgdev.pl \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=derek.kiernan@amd.com \
--cc=devicetree@vger.kernel.org \
--cc=dragan.cvetic@amd.com \
--cc=florian.fainelli@broadcom.com \
--cc=gregkh@linuxfoundation.org \
--cc=herve.codina@bootlin.com \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-rpi-kernel@lists.infradead.org \
--cc=lpieralisi@kernel.org \
--cc=luca.ceresoli@bootlin.com \
--cc=manivannan.sadhasivam@linaro.org \
--cc=masahiroy@kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh@kernel.org \
--cc=saravanak@google.com \
--cc=sboyd@kernel.org \
--cc=thomas.petazzoni@bootlin.com \
--cc=wahrenst@gmx.net \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).