From: Baruch Siach <baruch@tkos.co.il>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>
Cc: Baruch Siach <baruch@tkos.co.il>,
Selvam Sathappan Periakaruppan <speriaka@codeaurora.org>,
Kathiravan T <kathirav@codeaurora.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Rob Herring <robh+dt@kernel.org>,
Thierry Reding <thierry.reding@gmail.com>,
Jonathan Hunter <jonathanh@nvidia.com>,
Jingoo Han <jingoohan1@gmail.com>,
Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
Robert Marko <robert.marko@sartura.hr>,
devicetree@vger.kernel.org, linux-pci@vger.kernel.org,
linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-tegra@vger.kernel.org
Subject: [PATCH v3 0/3] arm64: IPQ6018 PCIe support
Date: Mon, 30 Aug 2021 11:24:49 +0300 [thread overview]
Message-ID: <cover.1630311481.git.baruch@tkos.co.il> (raw)
This series adds support for the single PCIe lane on IPQ6018 SoCs. The code is
ported from downstream Codeaurora v5.4 kernel. The main difference from
downstream code is the split of PCIe registers configuration from .init to
.post_init, since it requires phy_power_on().
Tested on IPQ6010 based hardware.
Changes in v3:
* Drop applied patches
* Rely on generic code for speed setup
* Drop unused macros
* Formatting fixes
Changes in v2:
* Add patch moving GEN3_RELATED macros to a common header
* Drop ATU configuration from pcie-qcom
* Remove local definition of common registers
* Use bulk clk and reset APIs
* Remove msi-parent from device-tree
Baruch Siach (1):
PCI: dwc: tegra: move GEN3_RELATED DBI register to common header
Selvam Sathappan Periakaruppan (2):
PCI: qcom: add support for IPQ60xx PCIe controller
arm64: dts: ipq6018: Add pcie support
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 100 +++++++++++++
drivers/pci/controller/dwc/pcie-designware.h | 7 +
drivers/pci/controller/dwc/pcie-qcom.c | 141 +++++++++++++++++++
drivers/pci/controller/dwc/pcie-tegra194.c | 6 -
4 files changed, 248 insertions(+), 6 deletions(-)
--
2.33.0
next reply other threads:[~2021-08-30 8:25 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-30 8:24 Baruch Siach [this message]
2021-08-30 8:24 ` [PATCH v3 1/3] PCI: dwc: tegra: move GEN3_RELATED DBI register to common header Baruch Siach
2021-08-30 8:24 ` [PATCH v3 2/3] PCI: qcom: add support for IPQ60xx PCIe controller Baruch Siach
2021-10-14 6:02 ` Baruch Siach
2021-11-29 17:09 ` Lorenzo Pieralisi
2021-08-30 8:24 ` [PATCH v3 3/3] arm64: dts: ipq6018: Add pcie support Baruch Siach
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1630311481.git.baruch@tkos.co.il \
--to=baruch@tkos.co.il \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=jingoohan1@gmail.com \
--cc=jonathanh@nvidia.com \
--cc=kathirav@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=robert.marko@sartura.hr \
--cc=robh+dt@kernel.org \
--cc=speriaka@codeaurora.org \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).