From: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: linuxarm@huawei.com, mauro.chehab@huawei.com,
"Mauro Carvalho Chehab" <mchehab+huawei@kernel.org>,
"Songxiaowei (Kirin_DRV)" <songxiaowei@hisilicon.com>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Alex Dewar" <alex.dewar90@gmail.com>,
"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
"Binghui Wang" <wangbinghui@hisilicon.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Jaehoon Chung" <jh80.chung@samsung.com>,
"Luca Ceresoli" <luca@lucaceresoli.net>,
"Manivannan Sadhasivam" <mani@kernel.org>,
"Nobuhiro Iwamatsu" <nobuhiro1.iwamatsu@toshiba.co.jp>,
"Paul Walmsley" <paul.walmsley@sifive.com>,
"Rob Herring" <robh@kernel.org>, "Simon Xue" <xxm@rock-chips.com>,
"Srikanth Thokala" <srikanth.thokala@intel.com>,
"Wesley Sheng" <wesley.sheng@amd.com>,
linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org
Subject: [PATCH v13 00/10] Add support for Hikey 970 PCIe
Date: Mon, 18 Oct 2021 08:07:25 +0100 [thread overview]
Message-ID: <cover.1634539769.git.mchehab+huawei@kernel.org> (raw)
Hi Lorenzo,
That's basically the same patches sent on v12, with the acked-by from
the driver's maintainer (Xiaowei Song) properly added on each patch
of the series.
The pcie-kirin PCIe driver contains internally a PHY interface for
Kirin 960, but it misses support for Kirin 970.
Patch1 contains a PHY for Kirin 970 PCIe.
The remaining patches add support for Kirin 970 at the pcie-kirin driver, and
add the needed logic to compile it as module and to allow to dynamically
remove the driver in runtime.
Tested on HiKey970:
# lspci -D -PP
0000:00:00.0 PCI bridge: Huawei Technologies Co., Ltd. Device 3670 (rev 01)
0000:00:00.0/01:00.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
0000:00:00.0/01:00.0/02:01.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
0000:00:00.0/01:00.0/02:04.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
0000:00:00.0/01:00.0/02:05.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
0000:00:00.0/01:00.0/02:07.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
0000:00:00.0/01:00.0/02:09.0 PCI bridge: PLX Technology, Inc. PEX 8606 6 Lane, 6 Port PCI Express Gen 2 (5.0 GT/s) Switch (rev ba)
0000:00:00.0/01:00.0/02:01.0/03:00.0 Non-Volatile memory controller: Samsung Electronics Co Ltd Device a809
0000:00:00.0/01:00.0/02:07.0/06:00.0 Ethernet controller: Realtek Semiconductor Co., Ltd. RTL8111/8168/8411 PCI Express Gigabit Ethernet Controller (rev 07)
Tested on HiKey960:
# lspci -D
0000:00:00.0 PCI bridge: Huawei Technologies Co., Ltd. Device 3660 (rev 01)
---
v13:
- Added Xiaowei's ack for the series.
v12:
- Change a comment at patch 1 to not use c99 style.
v11:
- patch 5 changed to use the right PCIe topology
- all other patches are identical to v10.
v10:
- patch 1: dropped magic numbers from PHY driver
- patch 5: allow pcie child nodes without reset-gpios
- all other patches are identical to v9.
v9:
- Did some cleanups at patches 1 and 5
Mauro Carvalho Chehab (10):
PCI: kirin: Reorganize the PHY logic inside the driver
PCI: kirin: Add support for a PHY layer
PCI: kirin: Use regmap for APB registers
PCI: kirin: Add support for bridge slot DT schema
PCI: kirin: Add Kirin 970 compatible
PCI: kirin: Add MODULE_* macros
PCI: kirin: Allow building it as a module
PCI: kirin: Add power_off support for Kirin 960 PHY
PCI: kirin: fix poweroff sequence
PCI: kirin: Allow removing the driver
drivers/pci/controller/dwc/Kconfig | 2 +-
drivers/pci/controller/dwc/pcie-kirin.c | 644 ++++++++++++++++++------
2 files changed, 498 insertions(+), 148 deletions(-)
--
2.31.1
next reply other threads:[~2021-10-18 7:07 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-18 7:07 Mauro Carvalho Chehab [this message]
2021-10-18 7:07 ` [PATCH v13 01/10] PCI: kirin: Reorganize the PHY logic inside the driver Mauro Carvalho Chehab
2021-10-18 10:11 ` Lorenzo Pieralisi
2021-10-18 7:07 ` [PATCH v13 02/10] PCI: kirin: Add support for a PHY layer Mauro Carvalho Chehab
2021-10-18 10:02 ` Lorenzo Pieralisi
2021-10-18 7:07 ` [PATCH v13 03/10] PCI: kirin: Use regmap for APB registers Mauro Carvalho Chehab
2021-10-18 7:07 ` [PATCH v13 04/10] PCI: kirin: Add support for bridge slot DT schema Mauro Carvalho Chehab
2021-10-18 9:56 ` Lorenzo Pieralisi
2021-10-18 7:07 ` [PATCH v13 05/10] PCI: kirin: Add Kirin 970 compatible Mauro Carvalho Chehab
2021-10-18 7:07 ` [PATCH v13 06/10] PCI: kirin: Add MODULE_* macros Mauro Carvalho Chehab
2021-10-18 7:07 ` [PATCH v13 07/10] PCI: kirin: Allow building it as a module Mauro Carvalho Chehab
2021-10-18 7:07 ` [PATCH v13 08/10] PCI: kirin: Add power_off support for Kirin 960 PHY Mauro Carvalho Chehab
2021-10-18 7:07 ` [PATCH v13 09/10] PCI: kirin: fix poweroff sequence Mauro Carvalho Chehab
2021-10-18 10:21 ` Lorenzo Pieralisi
2021-10-18 14:37 ` Mauro Carvalho Chehab
2021-10-19 9:40 ` Lorenzo Pieralisi
2021-10-21 10:09 ` Lorenzo Pieralisi
2021-10-18 7:07 ` [PATCH v13 10/10] PCI: kirin: Allow removing the driver Mauro Carvalho Chehab
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1634539769.git.mchehab+huawei@kernel.org \
--to=mchehab+huawei@kernel.org \
--cc=alex.dewar90@gmail.com \
--cc=andriy.shevchenko@linux.intel.com \
--cc=bhelgaas@google.com \
--cc=jh80.chung@samsung.com \
--cc=kw@linux.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=lorenzo.pieralisi@arm.com \
--cc=luca@lucaceresoli.net \
--cc=mani@kernel.org \
--cc=mauro.chehab@huawei.com \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=paul.walmsley@sifive.com \
--cc=robh@kernel.org \
--cc=songxiaowei@hisilicon.com \
--cc=srikanth.thokala@intel.com \
--cc=wangbinghui@hisilicon.com \
--cc=wesley.sheng@amd.com \
--cc=xxm@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).