From: Sathyanarayanan Kuppuswamy <sathyanarayanan.kuppuswamy@linux.intel.com>
To: Bjorn Helgaas <helgaas@kernel.org>,
Kai-Heng Feng <kai.heng.feng@canonical.com>,
Rajvi Jingar <rajvi.jingar@linux.intel.com>,
"Rafael J . Wysocki" <rafael@kernel.org>
Cc: Koba Ko <koba.ko@canonical.com>,
Mika Westerberg <mika.westerberg@linux.intel.com>,
"David E . Box" <david.e.box@linux.intel.com>,
linux-pci@vger.kernel.org, linux-pm@vger.kernel.org,
linux-kernel@vger.kernel.org, Bjorn Helgaas <bhelgaas@google.com>
Subject: Re: [PATCH v3 02/10] PCI/PTM: Cache PTM Capability offset
Date: Tue, 6 Sep 2022 16:18:23 -0700 [thread overview]
Message-ID: <def1ed94-273a-11eb-68c3-b0b681f921ca@linux.intel.com> (raw)
In-Reply-To: <20220906222351.64760-3-helgaas@kernel.org>
Hi,
On 9/6/22 3:23 PM, Bjorn Helgaas wrote:
> From: Bjorn Helgaas <bhelgaas@google.com>
>
> Cache the PTM Capability offset instead of searching for it every time we
> enable/disable PTM or save/restore PTM state.
>
> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
> ---
> drivers/pci/pcie/ptm.c | 41 +++++++++++++++++------------------------
> include/linux/pci.h | 1 +
> 2 files changed, 18 insertions(+), 24 deletions(-)
>
> diff --git a/drivers/pci/pcie/ptm.c b/drivers/pci/pcie/ptm.c
> index b6a417247ce3..6ac7ff48be57 100644
> --- a/drivers/pci/pcie/ptm.c
> +++ b/drivers/pci/pcie/ptm.c
> @@ -31,13 +31,9 @@ static void pci_ptm_info(struct pci_dev *dev)
>
> void pci_disable_ptm(struct pci_dev *dev)
> {
> - int ptm;
> + int ptm = dev->ptm_cap;
I think you don't need to store it. Directly use dev->ptm?
> u16 ctrl;
>
> - if (!pci_is_pcie(dev))
> - return;
> -
> - ptm = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM);
> if (!ptm)
> return;
>
> @@ -48,14 +44,10 @@ void pci_disable_ptm(struct pci_dev *dev)
>
> void pci_save_ptm_state(struct pci_dev *dev)
> {
> - int ptm;
> + int ptm = dev->ptm_cap;
Same as above.
> struct pci_cap_saved_state *save_state;
> u16 *cap;
>
> - if (!pci_is_pcie(dev))
> - return;
> -
> - ptm = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM);
> if (!ptm)
> return;
>
> @@ -69,16 +61,15 @@ void pci_save_ptm_state(struct pci_dev *dev)
>
> void pci_restore_ptm_state(struct pci_dev *dev)
> {
> + int ptm = dev->ptm_cap;
It can be u16?
> struct pci_cap_saved_state *save_state;
> - int ptm;
> u16 *cap;
>
> - if (!pci_is_pcie(dev))
> + if (!ptm)
> return;
>
> save_state = pci_find_saved_ext_cap(dev, PCI_EXT_CAP_ID_PTM);
> - ptm = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM);
> - if (!save_state || !ptm)
> + if (!save_state)
> return;
>
> cap = (u16 *)&save_state->cap.data[0];
> @@ -87,7 +78,7 @@ void pci_restore_ptm_state(struct pci_dev *dev)
>
> void pci_ptm_init(struct pci_dev *dev)
> {
> - int pos;
> + int ptm;
Why rename? Also ptm can be u16
> u32 cap, ctrl;
> u8 local_clock;
> struct pci_dev *ups;
> @@ -117,13 +108,14 @@ void pci_ptm_init(struct pci_dev *dev)
> return;
> }
>
> - pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM);
> - if (!pos)
> + ptm = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM);
> + if (!ptm)
> return;
>
> + dev->ptm_cap = ptm;
> pci_add_ext_cap_save_buffer(dev, PCI_EXT_CAP_ID_PTM, sizeof(u16));
>
> - pci_read_config_dword(dev, pos + PCI_PTM_CAP, &cap);
> + pci_read_config_dword(dev, ptm + PCI_PTM_CAP, &cap);
> local_clock = (cap & PCI_PTM_GRANULARITY_MASK) >> 8;
>
> /*
> @@ -148,7 +140,7 @@ void pci_ptm_init(struct pci_dev *dev)
> }
>
> ctrl |= dev->ptm_granularity << 8;
> - pci_write_config_dword(dev, pos + PCI_PTM_CTRL, ctrl);
> + pci_write_config_dword(dev, ptm + PCI_PTM_CTRL, ctrl);
> dev->ptm_enabled = 1;
>
> pci_ptm_info(dev);
> @@ -156,18 +148,19 @@ void pci_ptm_init(struct pci_dev *dev)
>
> int pci_enable_ptm(struct pci_dev *dev, u8 *granularity)
> {
> - int pos;
> + int ptm;
> u32 cap, ctrl;
> struct pci_dev *ups;
>
> if (!pci_is_pcie(dev))
> return -EINVAL;
>
> - pos = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM);
> - if (!pos)
> + ptm = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_PTM);
> + if (!ptm)
> return -EINVAL;
>
> - pci_read_config_dword(dev, pos + PCI_PTM_CAP, &cap);
> + dev->ptm_cap = ptm;
> + pci_read_config_dword(dev, ptm + PCI_PTM_CAP, &cap);
> if (!(cap & PCI_PTM_CAP_REQ))
> return -EINVAL;
>
> @@ -192,7 +185,7 @@ int pci_enable_ptm(struct pci_dev *dev, u8 *granularity)
>
> ctrl = PCI_PTM_CTRL_ENABLE;
> ctrl |= dev->ptm_granularity << 8;
> - pci_write_config_dword(dev, pos + PCI_PTM_CTRL, ctrl);
> + pci_write_config_dword(dev, ptm + PCI_PTM_CTRL, ctrl);
> dev->ptm_enabled = 1;
>
> pci_ptm_info(dev);
> diff --git a/include/linux/pci.h b/include/linux/pci.h
> index 060af91bafcd..54be939023a3 100644
> --- a/include/linux/pci.h
> +++ b/include/linux/pci.h
> @@ -475,6 +475,7 @@ struct pci_dev {
> unsigned int broken_cmd_compl:1; /* No compl for some cmds */
> #endif
> #ifdef CONFIG_PCIE_PTM
> + u16 ptm_cap; /* PTM Capability */
> unsigned int ptm_root:1;
> unsigned int ptm_enabled:1;
> u8 ptm_granularity;
--
Sathyanarayanan Kuppuswamy
Linux Kernel Developer
next prev parent reply other threads:[~2022-09-06 23:18 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-06 22:23 [PATCH v3 00/10] PCI/PM: Always disable PTM for all devices during suspend Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 01/10] PCI/PTM: Preserve PTM Root Select Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 02/10] PCI/PTM: Cache PTM Capability offset Bjorn Helgaas
2022-09-06 23:18 ` Sathyanarayanan Kuppuswamy [this message]
2022-09-07 15:49 ` Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 03/10] PCI/PTM: Add pci_upstream_ptm() helper Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 04/10] PCI/PTM: Separate configuration and enable Bjorn Helgaas
2022-09-07 5:25 ` Mika Westerberg
2022-09-06 22:23 ` [PATCH v3 05/10] PCI/PTM: Add pci_disable_ptm() wrapper Bjorn Helgaas
2022-09-07 5:28 ` Mika Westerberg
2022-09-07 21:12 ` Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 06/10] PCI/PTM: Add pci_enable_ptm() wrapper Bjorn Helgaas
2022-09-07 5:29 ` Mika Westerberg
2022-09-08 20:18 ` Sathyanarayanan Kuppuswamy
2022-09-06 22:23 ` [PATCH v3 07/10] PCI/PTM: Add suspend/resume Bjorn Helgaas
2022-09-07 5:30 ` Mika Westerberg
2022-09-07 16:44 ` Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 08/10] PCI/PTM: Move pci_ptm_info() body into its only caller Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 09/10] PCI/PTM: Reorder functions in logical order Bjorn Helgaas
2022-09-08 20:15 ` Sathyanarayanan Kuppuswamy
2022-09-08 20:58 ` Bjorn Helgaas
2022-09-06 22:23 ` [PATCH v3 10/10] PCI/PM: Always disable PTM for all devices during suspend Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=def1ed94-273a-11eb-68c3-b0b681f921ca@linux.intel.com \
--to=sathyanarayanan.kuppuswamy@linux.intel.com \
--cc=bhelgaas@google.com \
--cc=david.e.box@linux.intel.com \
--cc=helgaas@kernel.org \
--cc=kai.heng.feng@canonical.com \
--cc=koba.ko@canonical.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
--cc=rafael@kernel.org \
--cc=rajvi.jingar@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).