From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com [148.163.158.5]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 51838175B1; Mon, 14 Oct 2024 15:45:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.158.5 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728920716; cv=none; b=R6+G1c0WjmVHFseIWGGcr/wr7g6dPMOYj131viJrb/xM+SBme32vEKCsSNET9Ynsk7m/vm9iyP3EaCqaeTNa+9GssI6wpR0i9WnDQ5UbJrLHd2NaHvEccy1hxzXVpbGS6+UXSfLZlz/Dbrr4qeKIfL/SESADt4L0h/XGADVnC+I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728920716; c=relaxed/simple; bh=fqbQVhFpWI64VznzZwwLalWqdil7ponfdrdj1ZUZ+Vw=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=UqxGfO+4qRpXkUdnl+vfsgQeO7MyK9vFP5bZmTGOn7UBlZf/oJGvnCEoJ18+blsQClpxiBXMy4xoOpYlPvy2qNh2xnpVZDpp7xahEGf8lO03b+rdgcJiJc87yBKKNDmpJyJiz3R2lJpY0vGuplp8X08WBOHh88kfhS6pn/4kPvU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.ibm.com; spf=pass smtp.mailfrom=linux.ibm.com; dkim=pass (2048-bit key) header.d=ibm.com header.i=@ibm.com header.b=dddT2yXV; arc=none smtp.client-ip=148.163.158.5 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.ibm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.ibm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ibm.com header.i=@ibm.com header.b="dddT2yXV" Received: from pps.filterd (m0360072.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49EFJPLQ032427; Mon, 14 Oct 2024 15:44:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s=pp1; bh=z hilbwk025Hm6Yq3Ujqd/OsZJFHt3rNwZyaibOZaryU=; b=dddT2yXV5dDbNlrcS yaVtud5F0nTN2IHW4kTRqsbnQnNsUIETM/zQALo3Dcm57pzMHNsWTeBATu/9Z5+6 HRvHDrfdwuBZgXmyyy997Wshm5x1CoD8xSAmE0sUOepf5qmv7DemA6avUfmUFg5s 7IIUPL2aVif9XDUIu2FQ840fYFbuYa1n2psxnTXhsPhTZzmRIB7wtcigkVTnhwsB xXpHjL00w8g3tRg/MmfhE5NCEz5ZkAtkW9PYUSoCtZC9PbQHYb6dyoAL9c9mmXRK DYDGdYrPSfr3+q6NYKg/yNXC14iSHJ0VvU9rYH16SUlZy2HVMd+2BqaKkeyauH+H Wz/Ew== Received: from pps.reinject (localhost [127.0.0.1]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4295ub83u5-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 14 Oct 2024 15:44:13 +0000 (GMT) Received: from m0360072.ppops.net (m0360072.ppops.net [127.0.0.1]) by pps.reinject (8.18.0.8/8.18.0.8) with ESMTP id 49EFiCE9029867; Mon, 14 Oct 2024 15:44:12 GMT Received: from ppma13.dal12v.mail.ibm.com (dd.9e.1632.ip4.static.sl-reverse.com [50.22.158.221]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4295ub83ty-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 14 Oct 2024 15:44:12 +0000 (GMT) Received: from pps.filterd (ppma13.dal12v.mail.ibm.com [127.0.0.1]) by ppma13.dal12v.mail.ibm.com (8.18.1.2/8.18.1.2) with ESMTP id 49EFXi1H005377; Mon, 14 Oct 2024 15:44:11 GMT Received: from smtprelay04.dal12v.mail.ibm.com ([172.16.1.6]) by ppma13.dal12v.mail.ibm.com (PPS) with ESMTPS id 4285nhy245-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 14 Oct 2024 15:44:11 +0000 Received: from smtpav04.wdc07v.mail.ibm.com (smtpav04.wdc07v.mail.ibm.com [10.39.53.231]) by smtprelay04.dal12v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 49EFiAAG41025992 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 14 Oct 2024 15:44:10 GMT Received: from smtpav04.wdc07v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 1114358045; Mon, 14 Oct 2024 15:44:10 +0000 (GMT) Received: from smtpav04.wdc07v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 4BFCF58050; Mon, 14 Oct 2024 15:43:47 +0000 (GMT) Received: from [9.43.6.16] (unknown [9.43.6.16]) by smtpav04.wdc07v.mail.ibm.com (Postfix) with ESMTP; Mon, 14 Oct 2024 15:43:46 +0000 (GMT) Message-ID: <0dec796a-c09c-4519-849a-c1ed109aa096@linux.ibm.com> Date: Mon, 14 Oct 2024 21:13:44 +0530 Precedence: bulk X-Mailing-List: linux-perf-users@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v5 2/5] perf: Hoist perf_instruction_pointer() and perf_misc_flags() To: Colton Lewis , kvm@vger.kernel.org Cc: Oliver Upton , Sean Christopherson , Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Namhyung Kim , Mark Rutland , Alexander Shishkin , Jiri Olsa , Ian Rogers , Adrian Hunter , Kan Liang , Will Deacon , Russell King , Catalin Marinas , Michael Ellerman , Nicholas Piggin , Christophe Leroy , Naveen N Rao , Heiko Carstens , Vasily Gorbik , Alexander Gordeev , Christian Borntraeger , Sven Schnelle , Thomas Gleixner , Borislav Petkov , Dave Hansen , x86@kernel.org, "H . Peter Anvin" , linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, linux-s390@vger.kernel.org References: <20240920174740.781614-1-coltonlewis@google.com> <20240920174740.781614-3-coltonlewis@google.com> Content-Language: en-US From: Madhavan Srinivasan In-Reply-To: <20240920174740.781614-3-coltonlewis@google.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-TM-AS-GCONF: 00 X-Proofpoint-ORIG-GUID: mGabIs1RiOyX8IMhjJtDVlL0LHhkIjDf X-Proofpoint-GUID: QYhFbRnEribDfCSwDIKMVgJn9oKPMr7j X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1051,Hydra:6.0.680,FMLib:17.12.62.30 definitions=2024-10-14_10,2024-10-11_01,2024-09-30_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 lowpriorityscore=0 phishscore=0 mlxscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 spamscore=0 bulkscore=0 mlxlogscore=999 clxscore=1011 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410140113 On 9/20/24 11:17 PM, Colton Lewis wrote: > For clarity, rename the arch-specific definitions of these functions > to perf_arch_* to denote they are arch-specifc. Define the > generic-named functions in one place where they can call the > arch-specific ones as needed. > > Signed-off-by: Colton Lewis For powerpc changes Acked-by: Madhavan Srinivasan > --- > arch/arm64/include/asm/perf_event.h | 6 +++--- > arch/arm64/kernel/perf_callchain.c | 4 ++-- > arch/powerpc/include/asm/perf_event_server.h | 6 +++--- > arch/powerpc/perf/core-book3s.c | 4 ++-- > arch/s390/include/asm/perf_event.h | 6 +++--- > arch/s390/kernel/perf_event.c | 4 ++-- > arch/x86/events/core.c | 4 ++-- > arch/x86/include/asm/perf_event.h | 10 +++++----- > include/linux/perf_event.h | 9 ++++++--- > kernel/events/core.c | 10 ++++++++++ > 10 files changed, 38 insertions(+), 25 deletions(-) > > diff --git a/arch/arm64/include/asm/perf_event.h b/arch/arm64/include/asm/perf_event.h > index eb7071c9eb34..31a5584ed423 100644 > --- a/arch/arm64/include/asm/perf_event.h > +++ b/arch/arm64/include/asm/perf_event.h > @@ -11,9 +11,9 @@ > > #ifdef CONFIG_PERF_EVENTS > struct pt_regs; > -extern unsigned long perf_instruction_pointer(struct pt_regs *regs); > -extern unsigned long perf_misc_flags(struct pt_regs *regs); > -#define perf_misc_flags(regs) perf_misc_flags(regs) > +extern unsigned long perf_arch_instruction_pointer(struct pt_regs *regs); > +extern unsigned long perf_arch_misc_flags(struct pt_regs *regs); > +#define perf_arch_misc_flags(regs) perf_misc_flags(regs) > #define perf_arch_bpf_user_pt_regs(regs) ®s->user_regs > #endif > > diff --git a/arch/arm64/kernel/perf_callchain.c b/arch/arm64/kernel/perf_callchain.c > index e8ed5673f481..01a9d08fc009 100644 > --- a/arch/arm64/kernel/perf_callchain.c > +++ b/arch/arm64/kernel/perf_callchain.c > @@ -39,7 +39,7 @@ void perf_callchain_kernel(struct perf_callchain_entry_ctx *entry, > arch_stack_walk(callchain_trace, entry, current, regs); > } > > -unsigned long perf_instruction_pointer(struct pt_regs *regs) > +unsigned long perf_arch_instruction_pointer(struct pt_regs *regs) > { > if (perf_guest_state()) > return perf_guest_get_ip(); > @@ -47,7 +47,7 @@ unsigned long perf_instruction_pointer(struct pt_regs *regs) > return instruction_pointer(regs); > } > > -unsigned long perf_misc_flags(struct pt_regs *regs) > +unsigned long perf_arch_misc_flags(struct pt_regs *regs) > { > unsigned int guest_state = perf_guest_state(); > int misc = 0; > diff --git a/arch/powerpc/include/asm/perf_event_server.h b/arch/powerpc/include/asm/perf_event_server.h > index 5995614e9062..af0f46e2373b 100644 > --- a/arch/powerpc/include/asm/perf_event_server.h > +++ b/arch/powerpc/include/asm/perf_event_server.h > @@ -102,8 +102,8 @@ struct power_pmu { > int __init register_power_pmu(struct power_pmu *pmu); > > struct pt_regs; > -extern unsigned long perf_misc_flags(struct pt_regs *regs); > -extern unsigned long perf_instruction_pointer(struct pt_regs *regs); > +extern unsigned long perf_arch_misc_flags(struct pt_regs *regs); > +extern unsigned long perf_arch_instruction_pointer(struct pt_regs *regs); > extern unsigned long int read_bhrb(int n); > > /* > @@ -111,7 +111,7 @@ extern unsigned long int read_bhrb(int n); > * if we have hardware PMU support. > */ > #ifdef CONFIG_PPC_PERF_CTRS > -#define perf_misc_flags(regs) perf_misc_flags(regs) > +#define perf_arch_misc_flags(regs) perf_arch_misc_flags(regs) > #endif > > /* > diff --git a/arch/powerpc/perf/core-book3s.c b/arch/powerpc/perf/core-book3s.c > index 42867469752d..dc01aa604cc1 100644 > --- a/arch/powerpc/perf/core-book3s.c > +++ b/arch/powerpc/perf/core-book3s.c > @@ -2332,7 +2332,7 @@ static void record_and_restart(struct perf_event *event, unsigned long val, > * Called from generic code to get the misc flags (i.e. processor mode) > * for an event_id. > */ > -unsigned long perf_misc_flags(struct pt_regs *regs) > +unsigned long perf_arch_misc_flags(struct pt_regs *regs) > { > u32 flags = perf_get_misc_flags(regs); > > @@ -2346,7 +2346,7 @@ unsigned long perf_misc_flags(struct pt_regs *regs) > * Called from generic code to get the instruction pointer > * for an event_id. > */ > -unsigned long perf_instruction_pointer(struct pt_regs *regs) > +unsigned long perf_arch_instruction_pointer(struct pt_regs *regs) > { > unsigned long siar = mfspr(SPRN_SIAR); > > diff --git a/arch/s390/include/asm/perf_event.h b/arch/s390/include/asm/perf_event.h > index 9917e2717b2b..f6c7b611a212 100644 > --- a/arch/s390/include/asm/perf_event.h > +++ b/arch/s390/include/asm/perf_event.h > @@ -37,9 +37,9 @@ extern ssize_t cpumf_events_sysfs_show(struct device *dev, > > /* Perf callbacks */ > struct pt_regs; > -extern unsigned long perf_instruction_pointer(struct pt_regs *regs); > -extern unsigned long perf_misc_flags(struct pt_regs *regs); > -#define perf_misc_flags(regs) perf_misc_flags(regs) > +extern unsigned long perf_arch_instruction_pointer(struct pt_regs *regs); > +extern unsigned long perf_arch_misc_flags(struct pt_regs *regs); > +#define perf_arch_misc_flags(regs) perf_arch_misc_flags(regs) > #define perf_arch_bpf_user_pt_regs(regs) ®s->user_regs > > /* Perf pt_regs extension for sample-data-entry indicators */ > diff --git a/arch/s390/kernel/perf_event.c b/arch/s390/kernel/perf_event.c > index 5fff629b1a89..f9000ab49f4a 100644 > --- a/arch/s390/kernel/perf_event.c > +++ b/arch/s390/kernel/perf_event.c > @@ -57,7 +57,7 @@ static unsigned long instruction_pointer_guest(struct pt_regs *regs) > return sie_block(regs)->gpsw.addr; > } > > -unsigned long perf_instruction_pointer(struct pt_regs *regs) > +unsigned long perf_arch_instruction_pointer(struct pt_regs *regs) > { > return is_in_guest(regs) ? instruction_pointer_guest(regs) > : instruction_pointer(regs); > @@ -84,7 +84,7 @@ static unsigned long perf_misc_flags_sf(struct pt_regs *regs) > return flags; > } > > -unsigned long perf_misc_flags(struct pt_regs *regs) > +unsigned long perf_arch_misc_flags(struct pt_regs *regs) > { > /* Check if the cpum_sf PMU has created the pt_regs structure. > * In this case, perf misc flags can be easily extracted. Otherwise, > diff --git a/arch/x86/events/core.c b/arch/x86/events/core.c > index be01823b1bb4..760ad067527c 100644 > --- a/arch/x86/events/core.c > +++ b/arch/x86/events/core.c > @@ -2940,7 +2940,7 @@ static unsigned long code_segment_base(struct pt_regs *regs) > return 0; > } > > -unsigned long perf_instruction_pointer(struct pt_regs *regs) > +unsigned long perf_arch_instruction_pointer(struct pt_regs *regs) > { > if (perf_guest_state()) > return perf_guest_get_ip(); > @@ -2948,7 +2948,7 @@ unsigned long perf_instruction_pointer(struct pt_regs *regs) > return regs->ip + code_segment_base(regs); > } > > -unsigned long perf_misc_flags(struct pt_regs *regs) > +unsigned long perf_arch_misc_flags(struct pt_regs *regs) > { > unsigned int guest_state = perf_guest_state(); > int misc = 0; > diff --git a/arch/x86/include/asm/perf_event.h b/arch/x86/include/asm/perf_event.h > index 91b73571412f..feb87bf3d2e9 100644 > --- a/arch/x86/include/asm/perf_event.h > +++ b/arch/x86/include/asm/perf_event.h > @@ -536,15 +536,15 @@ struct x86_perf_regs { > u64 *xmm_regs; > }; > > -extern unsigned long perf_instruction_pointer(struct pt_regs *regs); > -extern unsigned long perf_misc_flags(struct pt_regs *regs); > -#define perf_misc_flags(regs) perf_misc_flags(regs) > +extern unsigned long perf_arch_instruction_pointer(struct pt_regs *regs); > +extern unsigned long perf_arch_misc_flags(struct pt_regs *regs); > +#define perf_arch_misc_flags(regs) perf_arch_misc_flags(regs) > > #include > > /* > - * We abuse bit 3 from flags to pass exact information, see perf_misc_flags > - * and the comment with PERF_EFLAGS_EXACT. > + * We abuse bit 3 from flags to pass exact information, see > + * perf_arch_misc_flags() and the comment with PERF_EFLAGS_EXACT. > */ > #define perf_arch_fetch_caller_regs(regs, __ip) { \ > (regs)->ip = (__ip); \ > diff --git a/include/linux/perf_event.h b/include/linux/perf_event.h > index 1a8942277dda..d061e327ad54 100644 > --- a/include/linux/perf_event.h > +++ b/include/linux/perf_event.h > @@ -1633,10 +1633,13 @@ extern void perf_tp_event(u16 event_type, u64 count, void *record, > struct task_struct *task); > extern void perf_bp_event(struct perf_event *event, void *data); > > -#ifndef perf_misc_flags > -# define perf_misc_flags(regs) \ > +extern unsigned long perf_misc_flags(struct pt_regs *regs); > +extern unsigned long perf_instruction_pointer(struct pt_regs *regs); > + > +#ifndef perf_arch_misc_flags > +# define perf_arch_misc_flags(regs) \ > (user_mode(regs) ? PERF_RECORD_MISC_USER : PERF_RECORD_MISC_KERNEL) > -# define perf_instruction_pointer(regs) instruction_pointer(regs) > +# define perf_arch_instruction_pointer(regs) instruction_pointer(regs) > #endif > #ifndef perf_arch_bpf_user_pt_regs > # define perf_arch_bpf_user_pt_regs(regs) regs > diff --git a/kernel/events/core.c b/kernel/events/core.c > index 8a6c6bbcd658..eeabbf791a8c 100644 > --- a/kernel/events/core.c > +++ b/kernel/events/core.c > @@ -6921,6 +6921,16 @@ void perf_unregister_guest_info_callbacks(struct perf_guest_info_callbacks *cbs) > EXPORT_SYMBOL_GPL(perf_unregister_guest_info_callbacks); > #endif > > +unsigned long perf_misc_flags(struct pt_regs *regs) > +{ > + return perf_arch_misc_flags(regs); > +} > + > +unsigned long perf_instruction_pointer(struct pt_regs *regs) > +{ > + return perf_arch_instruction_pointer(regs); > +} > + > static void > perf_output_sample_regs(struct perf_output_handle *handle, > struct pt_regs *regs, u64 mask)