Linux Perf Users
 help / color / mirror / Atom feed
From: Will Deacon <will@kernel.org>
To: linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
	Geetha sowjanya <gakula@marvell.com>
Cc: catalin.marinas@arm.com, kernel-team@android.com,
	Will Deacon <will@kernel.org>,
	mark.rutland@arm.com, krzk+dt@kernel.org
Subject: Re: [PATCH v8 0/3] perf: marvell: Add CN20K DDR PMU support
Date: Sat,  1 Aug 2026 12:28:29 +0100	[thread overview]
Message-ID: <178551108395.325729.8003584070138244623.b4-ty@kernel.org> (raw)
In-Reply-To: <20260601073318.7098-1-gakula@marvell.com>

On Mon, 01 Jun 2026 13:03:15 +0530, Geetha sowjanya wrote:
> This series adds support for the DDR Performance Monitoring Unit (PMU)
> present in Marvell CN20K SoCs.
> 
> The DDR PMU is part of the DRAM Subsystem (DSS) and provides hardware
> counters to monitor DDR traffic and performance events. The block
> implements eight programmable counters and two fixed-function counters
> tracking DDR read and write activity, and is accessed via a dedicated
> MMIO region.
> 
> [...]

Applied to arm64 (for-next/perf), thanks!

[1/3] dt-bindings: perf: marvell: Add CN20K DDR PMU binding
      https://git.kernel.org/arm64/c/6e0aa591af99
[2/3] perf: marvell: Add CN20K DDR PMU support
      https://git.kernel.org/arm64/c/9b551a2446b2
[3/3] perf: marvell: Cancel CN10K DDR PMU hrtimer on device remove
      https://git.kernel.org/arm64/c/7dbcb0268d1e

Cheers,
-- 
Will

https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev

      parent reply	other threads:[~2026-08-01 11:28 UTC|newest]

Thread overview: 5+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-06-01  7:33 [PATCH v8 0/3] perf: marvell: Add CN20K DDR PMU support Geetha sowjanya
2026-06-01  7:33 ` [PATCH v8 1/3] dt-bindings: perf: marvell: Add CN20K DDR PMU binding Geetha sowjanya
2026-06-01  7:33 ` [PATCH v8 2/3] perf: marvell: Add CN20K DDR PMU support Geetha sowjanya
2026-06-01  7:33 ` [PATCH v8 3/3] perf: marvell: Cancel CN10K DDR PMU hrtimer on device remove Geetha sowjanya
2026-08-01 11:28 ` Will Deacon [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=178551108395.325729.8003584070138244623.b4-ty@kernel.org \
    --to=will@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=devicetree@vger.kernel.org \
    --cc=gakula@marvell.com \
    --cc=kernel-team@android.com \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-perf-users@vger.kernel.org \
    --cc=mark.rutland@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox