From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 84442C433F5 for ; Wed, 18 May 2022 05:58:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230343AbiERF6B (ORCPT ); Wed, 18 May 2022 01:58:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59790 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230339AbiERF56 (ORCPT ); Wed, 18 May 2022 01:57:58 -0400 Received: from mail-pl1-x629.google.com (mail-pl1-x629.google.com [IPv6:2607:f8b0:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4A5A649C8F for ; Tue, 17 May 2022 22:57:57 -0700 (PDT) Received: by mail-pl1-x629.google.com with SMTP id d17so854762plg.0 for ; Tue, 17 May 2022 22:57:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=R3Yh9OX4NzFrM6RxjNS5jxXjJZrys2g1AGRWw+4sxiM=; b=Q9kNuOfARJjI7J2EZ3CQdmbELpBY7kE9qwf16TgG7SyMG/EaO482O2dRGzygG3Qba3 hN3UHWLkcxibOZ5vWaDprr/jh1M3P98J5SrkRAQDrSvytLP/PJnff4jxR27ofiKkNw14 DtUaPf9Y4TAYD/zj53xxWh5Jep2wNitoQppJza/b5i7O61rYhAt/8H4HKA+Wj0ouUbiU 6mT9ceOkJcgQlVm0qOUD6aOoassvRQ4x/cqKOylEm6aNfhfDfo2ZirhUScfFy5ZSyc3T s4YdGZJu7vE97vS3Ey21S9XYvoqcQy7RVDuPH8m9jb51AV1Vnz1BtgVnqgJwEfuFQ6CW Nqaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=R3Yh9OX4NzFrM6RxjNS5jxXjJZrys2g1AGRWw+4sxiM=; b=RdlTobeh/ob5Mja5Ysb0ZBj+OtyoIRs9MwcrOG93lDmeBp6IeaajS7pIcI7p2sbo9k iqnmJ7hqugniHiLgzh9lzIbH/80XeyEwoC4r85DZcK4VDSn+xZjf0UeH01kl1MECdOJS 5miRFtdXTVE/nKa48WFYIARc8bwJWHecZ5xaO6GWrz/nJZSqwfh0gFDu3K7AqvreOGpH PjWrbFXgFWHl4F4mPUxSF3viepf19+Ehk0s1TP6eDaBmhEA+pTWqiUUqd5TBR277sXwC s3aE0sb/kdytWyua+fnK5zEL8d6pYhrYkrS4VPpiqOZQfrx1OQU2wLBjtm3WVaU5yCFm VCig== X-Gm-Message-State: AOAM531QOfZuEHSnetxMZe3cs+QUc7gRsh0Ih03vr0NKqLRBMtaN6alt 1Zoi13IEnrZqmzQI3bjf4xBb+g== X-Google-Smtp-Source: ABdhPJzPngsGLuQdR64JeGW2aemQuom6mDEtOMNq065AcCRk3pQugE+b2l8ky5d8GPhVnfdT6j2e1A== X-Received: by 2002:a17:90b:4b48:b0:1de:af4f:7e13 with SMTP id mi8-20020a17090b4b4800b001deaf4f7e13mr28275660pjb.146.1652853476613; Tue, 17 May 2022 22:57:56 -0700 (PDT) Received: from localhost.localdomain (n058152048195.netvigator.com. [58.152.48.195]) by smtp.gmail.com with ESMTPSA id cp16-20020a170902e79000b0015e8d4eb2c2sm627127plb.268.2022.05.17.22.57.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 May 2022 22:57:56 -0700 (PDT) From: Leo Yan To: Arnaldo Carvalho de Melo , Peter Zijlstra , Ingo Molnar , Mark Rutland , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Like Xu , Alyssa Ross , Ian Rogers , Kajol Jain , Adam Li , Li Huafei , German Gomez , James Clark , Kan Liang , Ali Saidi , Joe Mario , linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Leo Yan Subject: [PATCH v3 01/11] perf mem: Add stats for store operation with no available memory level Date: Wed, 18 May 2022 13:57:19 +0800 Message-Id: <20220518055729.1869566-2-leo.yan@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220518055729.1869566-1-leo.yan@linaro.org> References: <20220518055729.1869566-1-leo.yan@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-perf-users@vger.kernel.org Sometimes we don't know memory store operations happen on exactly which memory (or cache) level, the memory level flag is set to PERF_MEM_LVL_NA in this case; a practical example is Arm SPE AUX trace sets this flag for all store operations due to absent info for cache level. This patch is to add a new item "st_na" in structure c2c_stats to add statistics for store operations with no available cache level. Signed-off-by: Leo Yan --- tools/perf/util/mem-events.c | 3 +++ tools/perf/util/mem-events.h | 1 + 2 files changed, 4 insertions(+) diff --git a/tools/perf/util/mem-events.c b/tools/perf/util/mem-events.c index db5225caaabe..5dca1882c284 100644 --- a/tools/perf/util/mem-events.c +++ b/tools/perf/util/mem-events.c @@ -621,6 +621,8 @@ do { \ } if (lvl & P(LVL, MISS)) if (lvl & P(LVL, L1)) stats->st_l1miss++; + if (lvl & P(LVL, NA)) + stats->st_na++; } else { /* unparsable data_src? */ stats->noparse++; @@ -647,6 +649,7 @@ void c2c_add_stats(struct c2c_stats *stats, struct c2c_stats *add) stats->st_noadrs += add->st_noadrs; stats->st_l1hit += add->st_l1hit; stats->st_l1miss += add->st_l1miss; + stats->st_na += add->st_na; stats->load += add->load; stats->ld_excl += add->ld_excl; stats->ld_shared += add->ld_shared; diff --git a/tools/perf/util/mem-events.h b/tools/perf/util/mem-events.h index 916242f8020a..8a8b568baeee 100644 --- a/tools/perf/util/mem-events.h +++ b/tools/perf/util/mem-events.h @@ -63,6 +63,7 @@ struct c2c_stats { u32 st_noadrs; /* cacheable store with no address */ u32 st_l1hit; /* count of stores that hit L1D */ u32 st_l1miss; /* count of stores that miss L1D */ + u32 st_na; /* count of stores with memory level is not available */ u32 load; /* count of all loads in trace */ u32 ld_excl; /* exclusive loads, rmt/lcl DRAM - snp none/miss */ u32 ld_shared; /* shared loads, rmt/lcl DRAM - snp hit */ -- 2.25.1