From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="uy6sth0X" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CD9631A8; Thu, 23 Nov 2023 06:39:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1700750358; x=1732286358; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=5mio/kqNaH+U+jZDajo8QsPctXLeEgKj3mmEzUpaptE=; b=uy6sth0XpBDieWmqTLLcKObU0l5RePp1b+wounYNo/cIUBlw0rQgijII oBGhH+21EmDMLepyfmGgYWTfrPVwg7neEvGVjhw8nZfNPvmAH50qyJiFP CHR3bgiB88pF+1PHebhNQVlBhzToZYrq0QUyGPTHyZD3ATLjXLTG4uEtg NUJoYLvWsf8n4VkGwWZPTC7zbT3vdUeVm0tppUdQk4NX8Cd0MyVtkZ5zu fmbEAYzMHM+TSl8D9QnCCvxa9TOZ/OgxgyNAOw7mT8qRsyucumjjIwZ7+ VTXzwnI7xQWyLv2xj77EYBdWmjLaEM7tjTrUhz9J7y9qDtdKVqtF8/Own Q==; X-CSE-ConnectionGUID: 4AAYCoZfTi6PJe832bnWGg== X-CSE-MsgGUID: 4TersX+dTLKSZqX2n5bjxw== X-ThreatScanner-Verdict: Negative X-IronPort-AV: E=Sophos;i="6.04,221,1695711600"; d="asc'?scan'208";a="12937545" X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa1.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 23 Nov 2023 07:39:17 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Thu, 23 Nov 2023 07:39:06 -0700 Received: from wendy (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Thu, 23 Nov 2023 07:38:58 -0700 Date: Thu, 23 Nov 2023 14:38:30 +0000 From: Conor Dooley To: Yu Chien Peter Lin CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , Subject: Re: [PATCH v4 04/13] dt-bindings: riscv: Add Andes interrupt controller compatible string Message-ID: <20231123-vigorous-worrier-c8ed0fbbec55@wendy> References: <20231122121235.827122-1-peterlin@andestech.com> <20231122121235.827122-5-peterlin@andestech.com> Precedence: bulk X-Mailing-List: linux-perf-users@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="Myq4yn8cC+6SYdA6" Content-Disposition: inline In-Reply-To: <20231122121235.827122-5-peterlin@andestech.com> --Myq4yn8cC+6SYdA6 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Wed, Nov 22, 2023 at 08:12:26PM +0800, Yu Chien Peter Lin wrote: > Add "andestech,cpu-intc" compatible string to indicate that > Andes specific local interrupt is supported on the core, > e.g. AX45MP cores have 3 types of non-standard local interrupt > can be handled in supervisor mode: >=20 > - Slave port ECC error interrupt > - Bus write transaction error interrupt > - Performance monitor overflow interrupt >=20 > These interrupts are enabled/disabled via a custom register > SLIE instead of the standard interrupt enable register SIE. >=20 > Signed-off-by: Yu Chien Peter Lin Acked-by: Conor Dooley Cheers, Conor. > --- > Changes v1 -> v2: > - New patch > Changes v2 -> v3: > - Updated commit message > - Fixed possible compatibles for Andes INTC > Changes v3 -> v4: > - Add const entry instead of enum (Suggested by Conor) > --- > Documentation/devicetree/bindings/riscv/cpus.yaml | 6 +++++- > 1 file changed, 5 insertions(+), 1 deletion(-) >=20 > diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Document= ation/devicetree/bindings/riscv/cpus.yaml > index f392e367d673..50307554478f 100644 > --- a/Documentation/devicetree/bindings/riscv/cpus.yaml > +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml > @@ -100,7 +100,11 @@ properties: > const: 1 > =20 > compatible: > - const: riscv,cpu-intc > + oneOf: > + - items: > + - const: andestech,cpu-intc > + - const: riscv,cpu-intc > + - const: riscv,cpu-intc > =20 > interrupt-controller: true > =20 > --=20 > 2.34.1 >=20 --Myq4yn8cC+6SYdA6 Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZV9j5gAKCRB4tDGHoIJi 0hycAP9qsI3APm3yGB24FyPPA6csDBgW0MdowMy/BXFdk8mpqgD6A+eIkaU3B8V0 LKuOUJhXb2lSRMosR/DWKoi3S/tGZgg= =H/7m -----END PGP SIGNATURE----- --Myq4yn8cC+6SYdA6--