From: Xing Zhengjun <zhengjun.xing@linux.intel.com>
To: Ian Rogers <irogers@google.com>,
Peter Zijlstra <peterz@infradead.org>,
Ingo Molnar <mingo@redhat.com>,
Arnaldo Carvalho de Melo <acme@kernel.org>,
Mark Rutland <mark.rutland@arm.com>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Jiri Olsa <jolsa@kernel.org>, Namhyung Kim <namhyung@kernel.org>,
Athira Rajeev <atrajeev@linux.vnet.ibm.com>,
Andi Kleen <ak@linux.intel.com>,
Jin Yao <yao.jin@linux.intel.com>,
linux-perf-users@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/2] perf vendor events intel: Add cpuid for sapphirerapids
Date: Fri, 29 Apr 2022 11:17:33 +0800 [thread overview]
Message-ID: <4ff0ca7c-8f41-374a-9862-3cb30c7d8d66@linux.intel.com> (raw)
In-Reply-To: <20220428202912.1056444-2-irogers@google.com>
On 4/29/2022 4:29 AM, Ian Rogers wrote:
> Fixes compile time warnings:
>
> pmu-events/pmu-events.c:27238:31: error: ‘pme_sapphirerapids’ defined but not used [-Werror=unused-const-variable=]
> 27238 | static const struct pmu_event pme_sapphirerapids[] = {
> | ^~~~~~~~~~~~~~~~~~
>
> Signed-off-by: Ian Rogers <irogers@google.com>
> ---
> tools/perf/pmu-events/arch/x86/mapfile.csv | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/tools/perf/pmu-events/arch/x86/mapfile.csv b/tools/perf/pmu-events/arch/x86/mapfile.csv
> index 963a76fec277..4b47ac1b806d 100644
> --- a/tools/perf/pmu-events/arch/x86/mapfile.csv
> +++ b/tools/perf/pmu-events/arch/x86/mapfile.csv
> @@ -41,6 +41,7 @@ GenuineIntel-6-A7,v1,icelake,core
> GenuineIntel-6-6A,v1,icelakex,core
> GenuineIntel-6-6C,v1,icelakex,core
> GenuineIntel-6-86,v1,tremontx,core
> +GenuineIntel-6-8F,v1,sapphirerapids,core
In
https://lore.kernel.org/all/20220413210503.3256922-3-irogers@google.com/, it
has already added the cpuid for sapphirerapids
> GenuineIntel-6-96,v1,elkhartlake,core
> GenuineIntel-6-97,v1,alderlake,core
> GenuineIntel-6-9A,v1,alderlake,core
--
Zhengjun Xing
next prev parent reply other threads:[~2022-04-29 3:17 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-28 20:29 [PATCH 1/2] perf bench: Fix two numa NDEBUG warnings Ian Rogers
2022-04-28 20:29 ` [PATCH 2/2] perf vendor events intel: Add cpuid for sapphirerapids Ian Rogers
2022-04-29 3:17 ` Xing Zhengjun [this message]
2022-04-29 9:21 ` [PATCH 1/2] perf bench: Fix two numa NDEBUG warnings Athira Rajeev
2022-04-30 1:58 ` Ian Rogers
2022-04-30 15:27 ` Arnaldo Carvalho de Melo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4ff0ca7c-8f41-374a-9862-3cb30c7d8d66@linux.intel.com \
--to=zhengjun.xing@linux.intel.com \
--cc=acme@kernel.org \
--cc=ak@linux.intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=atrajeev@linux.vnet.ibm.com \
--cc=irogers@google.com \
--cc=jolsa@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mingo@redhat.com \
--cc=namhyung@kernel.org \
--cc=peterz@infradead.org \
--cc=yao.jin@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).