* Intel load latency facility
@ 2015-04-07 12:13 Manuel Selva
0 siblings, 0 replies; only message in thread
From: Manuel Selva @ 2015-04-07 12:13 UTC (permalink / raw)
To: linux-perf-users
Hi all,
I am using PEBS along with the load latency facility as described in the
chapter 18.7.1.2 of the SDM. I always thought that this feature only
allowed to sample memory loads accesses coming from data accesses and
not code. I am today getting results that may indicate that's not true.
Before deeging into this results, and because I am almost sure that the
answer is no, I am asking it here: does Intel PEBS + load latency
facility samples memory accesses coming from the instruction fetcher ?
Regards,
-----
Manuel
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2015-04-07 12:19 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-04-07 12:13 Intel load latency facility Manuel Selva
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).