messages from 2026-06-22 04:29:49 to 2026-06-22 08:51:29 UTC [more...]
[PATCH v3 0/7] Prepare mutable list iterators to cache cursor state
2026-06-22 8:51 UTC (9+ messages)
` [PATCH v3 1/7] list: Add mutable iterator variants
` [PATCH v3 5/7] kernel: Use mutable list iterators
[PATCH v7 00/22] Add Counter delegation ISA extension support
2026-06-22 8:39 UTC (35+ messages)
` [PATCH v7 01/22] RISC-V: perf: fix resource cleanup on driver probe failure
` [PATCH v7 02/22] RISC-V: Add Sxcsrind ISA extension CSR definitions
` [PATCH v7 03/22] RISC-V: Add Sxcsrind ISA extension definition and parsing
` [PATCH v7 04/22] dt-bindings: riscv: add Sxcsrind ISA extension description
` [PATCH v7 05/22] RISC-V: Define indirect CSR access helpers
` [PATCH v7 06/22] RISC-V: Add Smcntrpmf extension parsing
` [PATCH v7 07/22] dt-bindings: riscv: add Smcntrpmf ISA extension description
` [PATCH v7 08/22] RISC-V: Add Sscfg extension CSR definition
` [PATCH v7 09/22] RISC-V: Add Ssccfg/Smcdeleg ISA extension definition and parsing
` [PATCH v7 10/22] dt-bindings: riscv: add Counter delegation ISA extensions description
` [PATCH v7 11/22] RISC-V: perf: Restructure the SBI PMU code
` [PATCH v7 12/22] RISC-V: perf: Modify the counter discovery mechanism
` [PATCH v7 13/22] RISC-V: perf: Add a mechanism to defined legacy event encoding
` [PATCH v7 14/22] RISC-V: perf: Implement supervisor counter delegation support
` [PATCH v7 15/22] RISC-V: perf: Skip PMU SBI extension when not implemented
` [PATCH v7 16/22] RISC-V: perf: Use config2/vendor table for event to counter mapping
` [PATCH v7 17/22] RISC-V: perf: Add legacy event encodings via sysfs
` [PATCH v7 18/22] RISC-V: perf: Add Qemu virt machine events
` [PATCH v7 19/22] tools/perf: Support event code for arch standard events
` [PATCH v7 20/22] tools/perf: Add RISC-V CounterIDMask event field
` [PATCH v7 21/22] TEST(do-not-upstream): fake qemu-virt PMU events for cdeleg counter-mask testing
` [PATCH v7 22/22] TEST(do-not-upstream): fake qemu vendor JSON + mapfile entry for CounterIDMask path
[PATCH v6 00/21] Add Counter delegation ISA extension support
2026-06-22 6:44 UTC (7+ messages)
` [PATCH v6 04/21] RISC-V: Define indirect CSR access helpers
` [PATCH v6 07/21] RISC-V: Add Sscfg extension CSR definition
` [PATCH v6 17/21] RISC-V: perf: Add Qemu virt machine events
page: | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox