Linux Perf Users
 help / color / mirror / Atom feed
 messages from 2026-10-29 07:49:24 to 2026-10-29 10:29:37 UTC [more...]

[Patch v5 00/18] perf/x86: Fix multiple LBR sampling issues
 2026-10-29 10:29 UTC  (10+ messages)
` [Patch v5 01/18] perf/x86: Disable LBR if x86_pmu.lbr_nr exceeds MAX_LBR_ENTRIES
` [Patch v5 02/18] perf/x86/intel: Validate LBR XSAVE state before updating LBR stack
` [Patch v5 09/18] perf/x86/intel: Keep LBR frozen throughout PMI handling

[PATCH v2 0/2] Remove remaining __get_unaligned_cpu32
 2026-10-29  9:23 UTC  (5+ messages)
` [PATCH v2 1/2] include/linux/unaligned.h: remove deprecated __get_unaligned_cpuX() helpers
` [PATCH v2 2/2] tools/include/linux/jhash.h: replace __get_unaligned_cpu32 in jhash function

[PATCH 0/5] alpha/perf: add ProfileMe sampling
 2026-10-29  9:11 UTC  (2+ messages)

[PATCH v12 00/11] riscv: add SBI Supervisor Software Events support
 2026-10-29  7:48 UTC  (9+ messages)
` [PATCH v12 01/11] riscv: add SBI SSE extension definitions
` [PATCH v12 02/11] riscv: add support for SBI Supervisor Software Events extension
` [PATCH v12 03/11] riscv: sse: mask events during shutdown and kexec
` [PATCH v12 04/11] drivers: firmware: add riscv SSE support
` [PATCH v12 05/11] riscv: mm: avoid enabling interrupts for nofault page faults
` [PATCH v12 06/11] riscv: enable NMI-safe lockdep irqflags tracking
` [PATCH v12 07/11] perf: RISC-V: support callchains with SSE delivery
` [PATCH v12 08/11] perf: RISC-V: add support for SSE event


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox