From: Arnaldo Carvalho de Melo <acme@kernel.org>
To: Jin Yao <yao.jin@linux.intel.com>
Cc: jolsa@kernel.org, peterz@infradead.org, mingo@redhat.com,
alexander.shishkin@linux.intel.com, Linux-kernel@vger.kernel.org,
linux-perf-users@vger.kernel.org, ak@linux.intel.com,
kan.liang@intel.com, yao.jin@intel.com
Subject: Re: [PATCH] perf list: Display pmu prefix for partially supported hybrid cache events
Date: Fri, 24 Sep 2021 15:55:22 -0300 [thread overview]
Message-ID: <YU4fGqAHXZQavw09@kernel.org> (raw)
In-Reply-To: <20210909061844.10221-1-yao.jin@linux.intel.com>
Em Thu, Sep 09, 2021 at 02:18:44PM +0800, Jin Yao escreveu:
> Part of hardware cache events are only available on one CPU PMU.
> For example, 'L1-dcache-load-misses' is only available on cpu_core.
> perf list should clearly report this info.
>
> root@otcpl-adl-s-2:~# ./perf list
>
> Before:
> L1-dcache-load-misses [Hardware cache event]
> L1-dcache-loads [Hardware cache event]
> L1-dcache-stores [Hardware cache event]
> L1-icache-load-misses [Hardware cache event]
> L1-icache-loads [Hardware cache event]
> LLC-load-misses [Hardware cache event]
> LLC-loads [Hardware cache event]
> LLC-store-misses [Hardware cache event]
> LLC-stores [Hardware cache event]
> branch-load-misses [Hardware cache event]
> branch-loads [Hardware cache event]
> dTLB-load-misses [Hardware cache event]
> dTLB-loads [Hardware cache event]
> dTLB-store-misses [Hardware cache event]
> dTLB-stores [Hardware cache event]
> iTLB-load-misses [Hardware cache event]
> node-load-misses [Hardware cache event]
> node-loads [Hardware cache event]
> node-store-misses [Hardware cache event]
> node-stores [Hardware cache event]
>
> After:
> L1-dcache-loads [Hardware cache event]
> L1-dcache-stores [Hardware cache event]
> L1-icache-load-misses [Hardware cache event]
> LLC-load-misses [Hardware cache event]
> LLC-loads [Hardware cache event]
> LLC-store-misses [Hardware cache event]
> LLC-stores [Hardware cache event]
> branch-load-misses [Hardware cache event]
> branch-loads [Hardware cache event]
> cpu_atom/L1-icache-loads/ [Hardware cache event]
> cpu_core/L1-dcache-load-misses/ [Hardware cache event]
> cpu_core/node-load-misses/ [Hardware cache event]
> cpu_core/node-loads/ [Hardware cache event]
> dTLB-load-misses [Hardware cache event]
> dTLB-loads [Hardware cache event]
> dTLB-store-misses [Hardware cache event]
> dTLB-stores [Hardware cache event]
> iTLB-load-misses [Hardware cache event]
Thanks, applied.
- Arnaldo
prev parent reply other threads:[~2021-09-24 18:55 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-09 6:18 [PATCH] perf list: Display pmu prefix for partially supported hybrid cache events Jin Yao
2021-09-24 18:55 ` Arnaldo Carvalho de Melo [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YU4fGqAHXZQavw09@kernel.org \
--to=acme@kernel.org \
--cc=Linux-kernel@vger.kernel.org \
--cc=ak@linux.intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=jolsa@kernel.org \
--cc=kan.liang@intel.com \
--cc=linux-perf-users@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=peterz@infradead.org \
--cc=yao.jin@intel.com \
--cc=yao.jin@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).