From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f202.google.com (mail-pl1-f202.google.com [209.85.214.202]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6BB2E2E62BF for ; Thu, 9 Oct 2025 12:58:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.202 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760014719; cv=none; b=ptlxF2obxLyWdAhBwe+T/dWkAmFXiMrTZ05sUlX/h91u3RpI/QfWC73X4mlHVL4J0EjxtQj0kLllWnngO6npRuav2avJOlpaeIZNZImQTnAeh8Sw+pe30UnjZZvVOpz8SINAspYk71GLrPSNc4rJ9+zvcGyaXkVb2Z/nD8cUCSk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760014719; c=relaxed/simple; bh=fG8614poqmYHLHwPJZtoBYycrE1J9gSjrapsjsi+MJY=; h=Date:In-Reply-To:Mime-Version:References:Message-ID:Subject:From: To:Cc:Content-Type; b=FZmKuc5d1FXx35YtHez8rxm3Dn8RJRbzprIn+oKEU95fOAmg8ZesnSCOPGqFaEDfQTu57l9CvMaBo+8+NR8YQmoxY6/t6D5tUZliJia6R0xL3dwFqP3QHtC/8ommAXM9kwZ6mX/2eIToGsFhptWxidCjjAXLTCgNHzAe5SHwhhw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=ns3HjRNm; arc=none smtp.client-ip=209.85.214.202 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--seanjc.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="ns3HjRNm" Received: by mail-pl1-f202.google.com with SMTP id d9443c01a7336-268149e1c28so17722905ad.1 for ; Thu, 09 Oct 2025 05:58:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1760014718; x=1760619518; darn=vger.kernel.org; h=content-transfer-encoding:cc:to:from:subject:message-id:references :mime-version:in-reply-to:date:from:to:cc:subject:date:message-id :reply-to; bh=rW1G3rL+KumF5u3WwLC+tOU95q8htP+/xpt0iPYfuBA=; b=ns3HjRNmQTCsc+ZTgkRcnpCRiahI8aj/Zk5jA03ejUJxtOro4zT5lTeoDDsofxw+FG GoWix1BvQf0sY5K+K9cL2ouBLeA185hEed+TUxl9UqNc8cQXF1Vb8zOwRcNFxxjs9tFk OAAD4F2mWnuZZLEDh8T4+WGRUaYRtTL5fGlRfBqGsomABkqlBHKnK9A+Y/67Uc55ZLL3 Gh/jfnxMRm9MqBchwvL/jr9HxdtovVVuifpCmZ3jR4xMshdhelpxBIPr2pQmQnwK0Bq/ O12hEojPeWHj995j/KPsDLRQQ9EDe8GKxgk1DB5jsE+eapOJzA0DxxREsNff5+pmAJky 8oGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760014718; x=1760619518; h=content-transfer-encoding:cc:to:from:subject:message-id:references :mime-version:in-reply-to:date:x-gm-message-state:from:to:cc:subject :date:message-id:reply-to; bh=rW1G3rL+KumF5u3WwLC+tOU95q8htP+/xpt0iPYfuBA=; b=d2//5r6qNPWbBuBNFuVPszLeORi/2ym8tn6y2Ube4gyx0J8OAPIrKvucX9yOG1XgZj fL5TRItpH5UylRYhUZZ2ew8pgWv7TiOAdu9eXpNmc63dytaBTEGqdqKC1cXUV7VN9+fe 3+erG4QsO3wKNuCC0CFkwxJ0mOtVLI7T3PEj5q7lzf0Na0psAyoOh8GeNFuXxntAkLYK 4f0xDZA6m1Iei/gdpmSrty35MlQao2wdUoYEt6NRY4x9Nu7qWs6SdOewZq37G1MZf8HN J5wMS1ZtEn/NAE7DPPSAz901IYdARfQ8M9Of24LX0Bu5NGw+O016DxB0WsujQkRl3pYG ReUg== X-Forwarded-Encrypted: i=1; AJvYcCW08neNxscUTq1p5cMdRUnHBX8eD0D6FsmpRvylguzrfmsVh4ld4cecGbb0YhjY1Jgy+Xh18KqeRgX6xYtl/55i@vger.kernel.org X-Gm-Message-State: AOJu0YzVuSmNKitb0gSSfZMxRrRrGxA7lOZDOZF8wOpi/5/mGBlF1ATp wwyHzDOs2mwbcb7tQykefwUvR8pDVxisPvQKcXL9iAtjrs2Q6lZBRhoj9Xau023xsL6WO6POnaV K4A+JPA== X-Google-Smtp-Source: AGHT+IH7h/AMFky1MZe0POKihyk6CBGGTuNOR3bkBF5NzMdZe3AIhToBPbzyEpzWmh5xCsVBnvVH62o1WfY= X-Received: from plbkv14.prod.google.com ([2002:a17:903:28ce:b0:268:eb:3b3b]) (user=seanjc job=prod-delivery.src-stubby-dispatcher) by 2002:a17:902:ef10:b0:271:5bde:697e with SMTP id d9443c01a7336-29027213340mr92639575ad.3.1760014717676; Thu, 09 Oct 2025 05:58:37 -0700 (PDT) Date: Thu, 9 Oct 2025 05:58:35 -0700 In-Reply-To: Precedence: bulk X-Mailing-List: linux-perf-users@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 References: <70b64347-2aca-4511-af78-a767d5fa8226@intel.com> <25af94f5-79e3-4005-964e-e77b1320a16e@linux.intel.com> <3bbc4e6d-9f52-483c-a25d-166dca62fb25@intel.com> <00d0f3f3-d2b4-4885-9a49-5e6f8390142b@intel.com> Message-ID: Subject: Re: REGRESSION on linux-next (next-20250919) From: Sean Christopherson To: Dapeng Mi Cc: Chaitanya Kumar Borah , "intel-gfx@lists.freedesktop.org" , "intel-xe@lists.freedesktop.org" , Suresh Kumar Kurmi , Jani Saarinen , lucas.demarchi@intel.com, linux-perf-users@vger.kernel.org, kvm@vger.kernel.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable On Thu, Oct 09, 2025, Dapeng Mi wrote: >=20 > On 10/7/2025 2:22 PM, Borah, Chaitanya Kumar wrote: > > Hi, > > > > On 10/6/2025 1:33 PM, Borah, Chaitanya Kumar wrote: > >> Thank you for your responses. > >> > >> Following change fixes the issue for us. > >> > >> > >> diff --git a/arch/x86/kvm/pmu.c b/arch/x86/kvm/pmu.c > >> index 40ac4cb44ed2..487ad19a236e 100644 > >> --- a/arch/x86/kvm/pmu.c > >> +++ b/arch/x86/kvm/pmu.c > >> @@ -108,16 +108,18 @@ void kvm_init_pmu_capability(const struct=20 > >> kvm_pmu_ops *pmu_ops) > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 bool is_intel =3D boot_cpu= _data.x86_vendor =3D=3D X86_VENDOR_INTEL; > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 int min_nr_gp_ctrs =3D pmu= _ops->MIN_NR_GP_COUNTERS; > >> > >> -=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 perf_get_x86_pmu_capability(&kvm= _host_pmu); > >> - > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 /* > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 * Hybrid PMUs don't = play nice with virtualization without careful > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 * configuration by u= serspace, and KVM's APIs for reporting=20 > >> supported > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 * vPMU features do n= ot account for hybrid PMUs.=C2=A0 Disable vPMU=20 > >> support > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 * for hybrid PMUs un= til KVM gains a way to let userspace opt-in. > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 */ > >> -=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 if (cpu_feature_enabled(X86_FEAT= URE_HYBRID_CPU)) > >> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 if (cpu_feature_enabled(X86_FEAT= URE_HYBRID_CPU)) { > >> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0=C2=A0 enable_pmu =3D false; > >> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 memset(&kvm_host_pmu, 0, sizeof(kvm_host_pmu)); > >> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 } else { > >> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0=C2=A0 perf_get_x86_pmu_capability(&kvm_host_pmu); > >> +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 } > > Can we expect a formal patch soon? >=20 > I'd like to post a patch to fix this tomorrow if Sean has no bandwidth on > this. Thanks. Sorry, my bad, I was waiting for you to post a patch, but that wasn't at al= l clear. So yeah, go ahead and post one :-)