linux-perf-users.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: James Clark <james.clark@arm.com>
To: Suzuki K Poulose <suzuki.poulose@arm.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>,
	Maxime Coquelin <mcoquelin.stm32@gmail.com>,
	Alexandre Torgue <alexandre.torgue@foss.st.com>,
	Peter Zijlstra <peterz@infradead.org>,
	Ingo Molnar <mingo@redhat.com>,
	Arnaldo Carvalho de Melo <acme@kernel.org>,
	Namhyung Kim <namhyung@kernel.org>,
	Mark Rutland <mark.rutland@arm.com>, Jiri Olsa <jolsa@kernel.org>,
	Ian Rogers <irogers@google.com>,
	Adrian Hunter <adrian.hunter@intel.com>,
	John Garry <john.g.garry@oracle.com>,
	Will Deacon <will@kernel.org>,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org,
	linux-stm32@st-md-mailman.stormreply.com,
	linux-perf-users@vger.kernel.org, coresight@lists.linaro.org,
	gankulkarni@os.amperecomputing.com, mike.leach@linaro.org,
	leo.yan@linux.dev, anshuman.khandual@arm.com
Subject: Re: [PATCH v2 11/16] coresight: Expose map arguments in trace ID API
Date: Thu, 6 Jun 2024 15:10:08 +0100	[thread overview]
Message-ID: <e6b436f0-3d1b-47c4-836f-5d5a2a0a0a31@arm.com> (raw)
In-Reply-To: <d8b016dc-2ab0-442b-97b9-00ae352553c6@arm.com>



On 06/06/2024 14:50, Suzuki K Poulose wrote:
> On 04/06/2024 15:30, James Clark wrote:
>> The trace ID API is currently hard coded to always use the global map.
>> Add public versions that allow the map to be passed in so that Perf
>> mode can use per-sink maps. Keep the non-map versions so that sysfs
>> mode can continue to use the default global map.
>>
>> System ID functions are unchanged because they will always use the
>> default map.
>>
>> Signed-off-by: James Clark <james.clark@arm.com>
>> ---
>>   .../hwtracing/coresight/coresight-trace-id.c  | 36 ++++++++++++++-----
>>   .../hwtracing/coresight/coresight-trace-id.h  | 20 +++++++++--
>>   2 files changed, 45 insertions(+), 11 deletions(-)
>>
>> diff --git a/drivers/hwtracing/coresight/coresight-trace-id.c
>> b/drivers/hwtracing/coresight/coresight-trace-id.c
>> index 19005b5b4dc4..5561989a03fa 100644
>> --- a/drivers/hwtracing/coresight/coresight-trace-id.c
>> +++ b/drivers/hwtracing/coresight/coresight-trace-id.c
>> @@ -12,7 +12,7 @@
>>     #include "coresight-trace-id.h"
>>   -/* Default trace ID map. Used on systems that don't require per
>> sink mappings */
>> +/* Default trace ID map. Used in sysfs mode and for system sources */
>>   static struct coresight_trace_id_map id_map_default;
>>     /* maintain a record of the mapping of IDs and pending releases
>> per cpu */
>> @@ -47,7 +47,7 @@ static void coresight_trace_id_dump_table(struct
>> coresight_trace_id_map *id_map,
>>   #endif
>>     /* unlocked read of current trace ID value for given CPU */
>> -static int _coresight_trace_id_read_cpu_id(int cpu)
>> +static int _coresight_trace_id_read_cpu_id(int cpu, struct
>> coresight_trace_id_map *id_map)
>>   {
>>       return atomic_read(&per_cpu(cpu_id, cpu));
>>   }
>> @@ -152,7 +152,7 @@ static void
>> coresight_trace_id_release_all_pending(void)
>>       DUMP_ID_MAP(id_map);
>>   }
>>   -static int coresight_trace_id_map_get_cpu_id(int cpu, struct
>> coresight_trace_id_map *id_map)
>> +static int _coresight_trace_id_get_cpu_id(int cpu, struct
>> coresight_trace_id_map *id_map)
>>   {
>>       unsigned long flags;
>>       int id;
>> @@ -160,7 +160,7 @@ static int coresight_trace_id_map_get_cpu_id(int
>> cpu, struct coresight_trace_id_
>>       spin_lock_irqsave(&id_map_lock, flags);
> 
> Could we also reduce the contention on the id_map_lock, by moving the
> spinlock per map ? It can be a separate patch.
> 
> This patch as such looks good to me.
> 
> Suzuki
> 
> 

Good point yes we can do that.

>>         /* check for existing allocation for this CPU */
>> -    id = _coresight_trace_id_read_cpu_id(cpu);
>> +    id = _coresight_trace_id_read_cpu_id(cpu, id_map);
>>       if (id)
>>           goto get_cpu_id_clr_pend;
>>   @@ -196,13 +196,13 @@ static int
>> coresight_trace_id_map_get_cpu_id(int cpu, struct coresight_trace_id_
>>       return id;
>>   }
>>   -static void coresight_trace_id_map_put_cpu_id(int cpu, struct
>> coresight_trace_id_map *id_map)
>> +static void _coresight_trace_id_put_cpu_id(int cpu, struct
>> coresight_trace_id_map *id_map)
>>   {
>>       unsigned long flags;
>>       int id;
>>         /* check for existing allocation for this CPU */
>> -    id = _coresight_trace_id_read_cpu_id(cpu);
>> +    id = _coresight_trace_id_read_cpu_id(cpu, id_map);
>>       if (!id)
>>           return;
>>   @@ -254,22 +254,40 @@ static void
>> coresight_trace_id_map_put_system_id(struct coresight_trace_id_map *
>>     int coresight_trace_id_get_cpu_id(int cpu)
>>   {
>> -    return coresight_trace_id_map_get_cpu_id(cpu, &id_map_default);
>> +    return _coresight_trace_id_get_cpu_id(cpu, &id_map_default);
>>   }
>>   EXPORT_SYMBOL_GPL(coresight_trace_id_get_cpu_id);
>>   +int coresight_trace_id_get_cpu_id_map(int cpu, struct
>> coresight_trace_id_map *id_map)
>> +{
>> +    return _coresight_trace_id_get_cpu_id(cpu, id_map);
>> +}
>> +EXPORT_SYMBOL_GPL(coresight_trace_id_get_cpu_id_map);
>> +
>>   void coresight_trace_id_put_cpu_id(int cpu)
>>   {
>> -    coresight_trace_id_map_put_cpu_id(cpu, &id_map_default);
>> +    _coresight_trace_id_put_cpu_id(cpu, &id_map_default);
>>   }
>>   EXPORT_SYMBOL_GPL(coresight_trace_id_put_cpu_id);
>>   +void coresight_trace_id_put_cpu_id_map(int cpu, struct
>> coresight_trace_id_map *id_map)
>> +{
>> +    _coresight_trace_id_put_cpu_id(cpu, id_map);
>> +}
>> +EXPORT_SYMBOL_GPL(coresight_trace_id_put_cpu_id_map);
>> +
>>   int coresight_trace_id_read_cpu_id(int cpu)
>>   {
>> -    return _coresight_trace_id_read_cpu_id(cpu);
>> +    return _coresight_trace_id_read_cpu_id(cpu, &id_map_default);
>>   }
>>   EXPORT_SYMBOL_GPL(coresight_trace_id_read_cpu_id);
>>   +int coresight_trace_id_read_cpu_id_map(int cpu, struct
>> coresight_trace_id_map *id_map)
>> +{
>> +    return _coresight_trace_id_read_cpu_id(cpu, id_map);
>> +}
>> +EXPORT_SYMBOL_GPL(coresight_trace_id_read_cpu_id_map);
>> +
>>   int coresight_trace_id_get_system_id(void)
>>   {
>>       return coresight_trace_id_map_get_system_id(&id_map_default);
>> diff --git a/drivers/hwtracing/coresight/coresight-trace-id.h
>> b/drivers/hwtracing/coresight/coresight-trace-id.h
>> index 49438a96fcc6..840babdd0794 100644
>> --- a/drivers/hwtracing/coresight/coresight-trace-id.h
>> +++ b/drivers/hwtracing/coresight/coresight-trace-id.h
>> @@ -42,8 +42,6 @@
>>   #define IS_VALID_CS_TRACE_ID(id)    \
>>       ((id > CORESIGHT_TRACE_ID_RES_0) && (id <
>> CORESIGHT_TRACE_ID_RES_TOP))
>>   -/* Allocate and release IDs for a single default trace ID map */
>> -
>>   /**
>>    * Read and optionally allocate a CoreSight trace ID and associate
>> with a CPU.
>>    *
>> @@ -59,6 +57,12 @@
>>    */
>>   int coresight_trace_id_get_cpu_id(int cpu);
>>   +/**
>> + * Version of coresight_trace_id_get_cpu_id() that allows the ID map
>> to operate
>> + * on to be provided.
>> + */
>> +int coresight_trace_id_get_cpu_id_map(int cpu, struct
>> coresight_trace_id_map *id_map);
>> +
>>   /**
>>    * Release an allocated trace ID associated with the CPU.
>>    *
>> @@ -72,6 +76,12 @@ int coresight_trace_id_get_cpu_id(int cpu);
>>    */
>>   void coresight_trace_id_put_cpu_id(int cpu);
>>   +/**
>> + * Version of coresight_trace_id_put_cpu_id() that allows the ID map
>> to operate
>> + * on to be provided.
>> + */
>> +void coresight_trace_id_put_cpu_id_map(int cpu, struct
>> coresight_trace_id_map *id_map);
>> +
>>   /**
>>    * Read the current allocated CoreSight Trace ID value for the CPU.
>>    *
>> @@ -92,6 +102,12 @@ void coresight_trace_id_put_cpu_id(int cpu);
>>    */
>>   int coresight_trace_id_read_cpu_id(int cpu);
>>   +/**
>> + * Version of coresight_trace_id_read_cpu_id() that allows the ID map
>> to operate
>> + * on to be provided.
>> + */
>> +int coresight_trace_id_read_cpu_id_map(int cpu, struct
>> coresight_trace_id_map *id_map);
>> +
>>   /**
>>    * Allocate a CoreSight trace ID for a system component.
>>    *
> 

  reply	other threads:[~2024-06-06 14:10 UTC|newest]

Thread overview: 28+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-06-04 14:30 [PATCH v2 00/16] coresight: Use per-sink trace ID maps for Perf sessions James Clark
2024-06-04 14:30 ` [PATCH v2 01/16] perf cs-etm: Print error for new PERF_RECORD_AUX_OUTPUT_HW_ID versions James Clark
2024-06-04 14:30 ` [PATCH v2 02/16] perf auxtrace: Allow number of queues to be specified James Clark
2024-06-05  5:26   ` Adrian Hunter
2024-06-05  8:19     ` James Clark
2024-06-04 14:30 ` [PATCH v2 03/16] perf: cs-etm: Create decoders after both AUX and HW_ID search passes James Clark
2024-06-04 14:30 ` [PATCH v2 04/16] perf: cs-etm: Allocate queues for all CPUs James Clark
2024-06-04 14:30 ` [PATCH v2 05/16] perf: cs-etm: Move traceid_list to each queue James Clark
2024-06-04 14:30 ` [PATCH v2 06/16] perf: cs-etm: Create decoders based on the trace ID mappings James Clark
2024-06-04 14:30 ` [PATCH v2 07/16] perf: cs-etm: Support version 0.1 of HW_ID packets James Clark
2024-06-04 14:30 ` [PATCH v2 08/16] coresight: Remove unused ETM Perf stubs James Clark
2024-06-04 14:30 ` [PATCH v2 09/16] coresight: Clarify comments around the PID of the sink owner James Clark
2024-06-04 14:30 ` [PATCH v2 10/16] coresight: Move struct coresight_trace_id_map to common header James Clark
2024-06-04 14:30 ` [PATCH v2 11/16] coresight: Expose map arguments in trace ID API James Clark
2024-06-06 13:50   ` Suzuki K Poulose
2024-06-06 14:10     ` James Clark [this message]
2024-06-04 14:30 ` [PATCH v2 12/16] coresight: Make CPU id map a property of a trace ID map James Clark
2024-06-04 14:30 ` [PATCH v2 13/16] coresight: Use per-sink trace ID maps for Perf sessions James Clark
2024-06-07 13:18   ` Suzuki K Poulose
2024-06-07 13:40     ` James Clark
2024-06-04 14:30 ` [PATCH v2 14/16] coresight: Remove pending trace ID release mechanism James Clark
2024-06-07 13:43   ` Suzuki K Poulose
2024-06-10 15:27     ` James Clark
2024-06-04 14:30 ` [PATCH v2 15/16] coresight: Re-emit trace IDs when the sink changes in per-thread mode James Clark
2024-06-10 10:29   ` Suzuki K Poulose
2024-06-10 14:05     ` James Clark
2024-06-04 14:30 ` [PATCH v2 16/16] coresight: Emit sink ID in the HW_ID packets James Clark
2024-06-05 20:35 ` [PATCH v2 00/16] coresight: Use per-sink trace ID maps for Perf sessions Leo Yan

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=e6b436f0-3d1b-47c4-836f-5d5a2a0a0a31@arm.com \
    --to=james.clark@arm.com \
    --cc=acme@kernel.org \
    --cc=adrian.hunter@intel.com \
    --cc=alexander.shishkin@linux.intel.com \
    --cc=alexandre.torgue@foss.st.com \
    --cc=anshuman.khandual@arm.com \
    --cc=coresight@lists.linaro.org \
    --cc=gankulkarni@os.amperecomputing.com \
    --cc=irogers@google.com \
    --cc=john.g.garry@oracle.com \
    --cc=jolsa@kernel.org \
    --cc=leo.yan@linux.dev \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-perf-users@vger.kernel.org \
    --cc=linux-stm32@st-md-mailman.stormreply.com \
    --cc=mark.rutland@arm.com \
    --cc=mcoquelin.stm32@gmail.com \
    --cc=mike.leach@linaro.org \
    --cc=mingo@redhat.com \
    --cc=namhyung@kernel.org \
    --cc=peterz@infradead.org \
    --cc=suzuki.poulose@arm.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).