Linux Perf Users
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Ian Rogers" <irogers@google.com>, linux-perf-users@vger.kernel.org
Subject: Re: [PATCH v1 37/41] perf pmu: Probe user-space mmap capabilities
Date: Wed, 04 Nov 2026 07:27:57 +0000	[thread overview]
Message-ID: <sashiko-outbox-196793@kernel.org> (raw)
In-Reply-To: <20261103234502.1008382-38-irogers@google.com>

Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [Medium] perf pmu: probe_mmap_caps() skips perf_user_access sysctl on RISC-V
- [Medium] perf pmu: non-advancing counter check in probe_mmap_caps()
--

commit 4c52f2a70c884425ea972ad4877898e6764c69b2
Author: Ian Rogers <irogers@google.com>

perf pmu: Probe user-space mmap capabilities

This commit extends perf_pmu__probe() with probe_mmap_caps() to inspect the
perf_event_mmap_page of an opened PMU event, recording user-space counter
reading support (rdpmc/mrs/csrr), counter bit-width, and user time conversion
capabilities.

> diff --git a/tools/perf/util/pmu.c b/tools/perf/util/pmu.c
> index bc3c821153b6a..e26563342ad19 100644
> --- a/tools/perf/util/pmu.c
> +++ b/tools/perf/util/pmu.c
> @@ -3820,6 +3820,106 @@ static bool probe_format_pack(const struct perf_pmu *pmu, struct perf_event_attr
>  	return true;
>  }
>  
> +/*
> + * Probe user-space perf_event_mmap_page capabilities, including user-space
> + * counter reading (rdpmc/mrs/csrr), counter bit-width, and user time fields.
> + */
> +static void probe_mmap_caps(struct perf_pmu *pmu,
> +			    const struct perf_event_attr *base_attr,
> +			    pid_t pid, int cpu, unsigned long flags)
> +{

[ ... ]

> +	/*
> +	 * On architectures such as arm64, user-space counter reading must be
> +	 * explicitly requested via format/rdpmc (e.g. config1:1).
> +	 */
> +	if (perf_pmu__has_format(pmu, "rdpmc")) {
> +		struct perf_event_attr r_attr = attr;
> +		int uval;
> +
> +		has_rdpmc_cap = true;
> +		if (pmu->probed.rdpmc_sysfs < 0 &&
> +		    sysctl__read_int("kernel/perf_user_access", &uval) == 0)
> +			pmu->probed.rdpmc_sysfs = uval;
> +
> +		if (probe_format_pack(pmu, &r_attr, "rdpmc", 1))
> +			fd = sys_perf_event_open(&r_attr, 0, -1, -1, flags);
> +	}

[Severity: Medium]
In probe_mmap_caps(), reading kernel/perf_user_access and setting
has_rdpmc_cap are gated on perf_pmu__has_format(pmu, "rdpmc").

While arm64 PMUs expose format/rdpmc, the RISC-V SBI PMU driver in
drivers/perf/riscv_pmu_sbi.c registers the kernel/perf_user_access sysctl in
sbi_pmu_sysctl_table without exposing a per-PMU sysfs rdpmc file or a
format/rdpmc attribute in riscv_arch_formats_attr:

drivers/perf/riscv_pmu_sbi.c:
    static struct attribute *riscv_arch_formats_attr[] = {
        &format_attr_event.attr,
        &format_attr_firmware.attr,
        NULL,
    };

When perf_pmu__probe() -> __perf_pmu__probe() -> probe_mmap_caps() runs on a
RISC-V core PMU, won't this skip reading kernel/perf_user_access, leaving
pmu->probed.rdpmc_sysfs at -1 and leaving pmu->probed.rdpmc_available false
whenever kernel/perf_user_access is 0?

> +
> +	if (fd < 0 && !pmu->is_uncore)
> +		fd = sys_perf_event_open(&attr, 0, -1, -1, flags);
> +	if (fd < 0)
> +		fd = sys_perf_event_open(&attr, pid, cpu, -1, flags);
> +
> +	if (fd >= 0) {
> +		pc = mmap(NULL, page_sz, PROT_READ, MAP_SHARED, fd, 0);
> +		if (pc != MAP_FAILED) {
> +			if (has_rdpmc_cap || pc->cap_user_rdpmc) {
> +				pmu->probed.rdpmc_available = true;
> +				pmu->probed.pmc_width = pc->pmc_width;
> +			}
> +			if (pc->cap_user_rdpmc && pc->index != 0) {
> +				struct perf_mmap map = { .base = pc };
> +				struct perf_counts_values start = { .val = 0 };
> +				struct perf_counts_values end = { .val = 0 };
> +
> +				pmu->probed.can_user_rdpmc = true;
> +				if (perf_mmap__read_self(&map, &start) == 0) {
> +					for (int spin = 0; spin < 10000; spin++)
> +						barrier();
> +					if (perf_mmap__read_self(&map, &end) == 0 &&
> +					    end.val >= start.val && end.val > 0)
> +						pmu->probed.rdpmc_works = true;
> +				}
> +			}

[Severity: Medium]
Should the check in probe_mmap_caps() be end.val > start.val instead of
end.val >= start.val && end.val > 0?

When an active hardware event is opened and its perf_event_mmap_page is
mapped, the kernel's period initialization (such as x86_perf_event_set_period,
armpmu_event_set_period, and riscv_pmu_event_set_period) sets
event->hw.prev_count to (u64)-left, and perf_event_update_userpage() sets
userpg->offset to +left > 0.

In user space, perf_mmap__read_self() computes:

    cnt = pc->offset + evcnt;

Because pc->offset is already positive, if read_perf_counter() returns 0 (for
instance via the fallback stub in tools/lib/perf/mmap.c) or if the hardware
counter does not advance across the 10,000-iteration spin loop, start.val and
end.val will both equal the same positive constant, causing end.val >=
start.val && end.val > 0 to evaluate to true and set pmu->probed.rdpmc_works
even when the counter did not advance.

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261103234502.1008382-1-irogers@google.com?part=37

  reply	other threads:[~2026-11-04  7:27 UTC|newest]

Thread overview: 83+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-11-03 23:44 [PATCH v1 00/41] perf: Per-env PMUs, recorded event metrics, and perf sysinfo Ian Rogers
2026-11-03 23:44 ` [PATCH v1 01/41] perf env: Make lazy perf_env initialization thread-safe Ian Rogers
2026-11-03 23:53   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 02/41] perf env: Add host_env() singleton Ian Rogers
2026-11-04  0:18   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 03/41] perf pmu: Add from_env parameter to perf_pmu__init() Ian Rogers
2026-11-04  0:31   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 04/41] perf pmus: Introduce struct perf_pmus and perf_env__pmus() Ian Rogers
2026-11-04  0:48   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 05/41] perf pmus: Pass struct perf_pmus to find helpers Ian Rogers
2026-11-04  0:56   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 06/41] perf pmus: Pass struct perf_pmus to scan helpers Ian Rogers
2026-11-04  1:01   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 07/41] perf pmu-events: Add e_machine to struct pmu_events_map Ian Rogers
2026-11-04  1:06   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 08/41] perf pmu-events: Pass e_machine to find_core_*_table() Ian Rogers
2026-11-04  1:14   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 09/41] perf header: Pass e_machine to strcmp_cpuid_str() Ian Rogers
2026-11-04  1:18   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 10/41] perf header: Support CPUID matching across all architectures Ian Rogers
2026-11-04  1:23   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 11/41] perf test: Make the CPUID matching test architecture independent Ian Rogers
2026-11-04  1:32   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 12/41] perf test: Add CPUID matching tests for other architectures Ian Rogers
2026-11-04  1:36   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 13/41] perf pmus: Add perf_pmus__read_from_env() Ian Rogers
2026-11-04  2:05   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 14/41] perf metricgroup: Pass struct perf_pmus to metricgroup__for_each_metric() Ian Rogers
2026-11-04  2:17   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 15/41] perf metricgroup: Move matching of metrics to recorded events from perf script Ian Rogers
2026-11-04  2:36   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 16/41] perf parse-events: Decode metric-id terms when adding events Ian Rogers
2026-11-04  2:44   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 17/41] perf evsel: Generalize metric_id to a set of metric_ids Ian Rogers
2026-11-04  3:17   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 18/41] perf pmu: Add perf_pmu__for_each_name_from_config() Ian Rogers
2026-11-04  3:23   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 19/41] perf metricgroup: Improve matching of metrics to recorded events Ian Rogers
2026-11-04  3:46   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 20/41] perf metricgroup: Add metricgroup__add_recorded_metrics() Ian Rogers
2026-11-04  4:10   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 21/41] perf script: Fix metrics computed from samples Ian Rogers
2026-11-04  4:16   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 22/41] perf script: Don't drop metric samples for CPUs missing from the evsel Ian Rogers
2026-11-04  4:22   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 23/41] perf stat report: Display metrics for recorded events Ian Rogers
2026-11-04  4:39   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 24/41] perf script: Display metrics for perf stat record data Ian Rogers
2026-11-04  4:47   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 25/41] perf test: Add stat record metrics test Ian Rogers
2026-11-04  5:01   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 26/41] perf pmus: Expose duplicate uncore PMU scanning helpers Ian Rogers
2026-11-04  5:08   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 27/41] perf mem-events: Expose PMU init and name formatting helpers Ian Rogers
2026-11-04  5:20   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 28/41] perf pmu: Add perf_pmu__probe() for basic open, counting, and sampling Ian Rogers
2026-11-04  5:39   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 29/41] perf pmu: Probe supported sample_type flags Ian Rogers
2026-11-04  5:49   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 30/41] perf pmu: Probe precise_ip levels Ian Rogers
2026-11-04  5:59   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 31/41] perf pmu: Probe privilege exclusion modifiers Ian Rogers
2026-11-04  6:04   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 32/41] perf pmu: Probe execution and AUX area features Ian Rogers
2026-11-04  6:19   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 33/41] perf pmu: Probe event group size limits Ian Rogers
2026-11-04  6:22   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 34/41] perf pmu: Probe user and interrupt sample register masks Ian Rogers
2026-11-04  6:44   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 35/41] perf pmu: Probe interrupt registers that require precise sampling Ian Rogers
2026-11-04  6:53   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 36/41] perf pmu: Probe memory profiling events and sample formats Ian Rogers
2026-11-04  7:04   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 37/41] perf pmu: Probe user-space mmap capabilities Ian Rogers
2026-11-04  7:27   ` sashiko-bot [this message]
2026-11-03 23:44 ` [PATCH v1 38/41] perf pmu: Probe branch instruction skid Ian Rogers
2026-11-04  7:32   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 39/41] perf sysinfo: Add sysinfo subcommand Ian Rogers
2026-11-04  7:50   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 40/41] perf docs: Add perf-sysinfo man page Ian Rogers
2026-11-04  7:51   ` sashiko-bot
2026-11-03 23:44 ` [PATCH v1 41/41] perf test: Add perf sysinfo shell test Ian Rogers
2026-11-04  7:59   ` sashiko-bot

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=sashiko-outbox-196793@kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=irogers@google.com \
    --cc=linux-perf-users@vger.kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox