* [PATCH v1] phy: marvell: phy-mvebu-cp110-comphy: improve eth_port1 on comphy4
@ 2024-07-11 13:12 Stefan Eichenberger
2024-08-04 17:51 ` Vinod Koul
0 siblings, 1 reply; 2+ messages in thread
From: Stefan Eichenberger @ 2024-07-11 13:12 UTC (permalink / raw)
To: vkoul, kishon, sergio.paracuellos, florian.fainelli,
krzysztof.kozlowski, eichest, robh, frank.li
Cc: linux-phy, linux-kernel
According to the CN9100_MPP_information document, CP_SRD4 (comphy 4)
supports 2500 BASE-X and 5000 BASE-R for ETH_PORT1. I was able to test
that 2500 BASE-X is indeed supported. Unfortunately, our HW does not
support 5000 BASE-R, but I assume from the document that it does, so I
set the muxing there too to 0x1.
Signed-off-by: Stefan Eichenberger <eichest@gmail.com>
---
drivers/phy/marvell/phy-mvebu-cp110-comphy.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/phy/marvell/phy-mvebu-cp110-comphy.c b/drivers/phy/marvell/phy-mvebu-cp110-comphy.c
index da5e8f4057490..fefc02d921e69 100644
--- a/drivers/phy/marvell/phy-mvebu-cp110-comphy.c
+++ b/drivers/phy/marvell/phy-mvebu-cp110-comphy.c
@@ -244,8 +244,8 @@ static const struct mvebu_comphy_conf mvebu_comphy_cp110_modes[] = {
GEN_CONF(4, 1, PHY_MODE_USB_HOST_SS, COMPHY_FW_MODE_USB3H),
GEN_CONF(4, 1, PHY_MODE_PCIE, COMPHY_FW_MODE_PCIE),
ETH_CONF(4, 1, PHY_INTERFACE_MODE_SGMII, 0x1, COMPHY_FW_MODE_SGMII),
- ETH_CONF(4, 1, PHY_INTERFACE_MODE_2500BASEX, -1, COMPHY_FW_MODE_2500BASEX),
- ETH_CONF(4, 1, PHY_INTERFACE_MODE_5GBASER, -1, COMPHY_FW_MODE_XFI),
+ ETH_CONF(4, 1, PHY_INTERFACE_MODE_2500BASEX, 0x1, COMPHY_FW_MODE_2500BASEX),
+ ETH_CONF(4, 1, PHY_INTERFACE_MODE_5GBASER, 0x1, COMPHY_FW_MODE_XFI),
ETH_CONF(4, 1, PHY_INTERFACE_MODE_10GBASER, -1, COMPHY_FW_MODE_XFI),
/* lane 5 */
ETH_CONF(5, 1, PHY_INTERFACE_MODE_RXAUI, 0x2, COMPHY_FW_MODE_RXAUI),
--
2.43.0
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH v1] phy: marvell: phy-mvebu-cp110-comphy: improve eth_port1 on comphy4
2024-07-11 13:12 [PATCH v1] phy: marvell: phy-mvebu-cp110-comphy: improve eth_port1 on comphy4 Stefan Eichenberger
@ 2024-08-04 17:51 ` Vinod Koul
0 siblings, 0 replies; 2+ messages in thread
From: Vinod Koul @ 2024-08-04 17:51 UTC (permalink / raw)
To: kishon, sergio.paracuellos, florian.fainelli, krzysztof.kozlowski,
robh, frank.li, Stefan Eichenberger
Cc: linux-phy, linux-kernel
On Thu, 11 Jul 2024 15:12:47 +0200, Stefan Eichenberger wrote:
> According to the CN9100_MPP_information document, CP_SRD4 (comphy 4)
> supports 2500 BASE-X and 5000 BASE-R for ETH_PORT1. I was able to test
> that 2500 BASE-X is indeed supported. Unfortunately, our HW does not
> support 5000 BASE-R, but I assume from the document that it does, so I
> set the muxing there too to 0x1.
>
>
> [...]
Applied, thanks!
[1/1] phy: marvell: phy-mvebu-cp110-comphy: improve eth_port1 on comphy4
commit: 8c9f085ae3384c5dfc0bc5f2f785b7adbf7d756b
Best regards,
--
Vinod Koul <vkoul@kernel.org>
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2024-08-04 17:51 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-07-11 13:12 [PATCH v1] phy: marvell: phy-mvebu-cp110-comphy: improve eth_port1 on comphy4 Stefan Eichenberger
2024-08-04 17:51 ` Vinod Koul
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).