From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 854D1CD37AF for ; Fri, 8 May 2026 23:31:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References:Message-Id :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=D60/vXQtpjmSNf/GJwMrykIFHLzNCZ3T7SxXI6/cqtc=; b=3bacf09qnVrdsI +4he2nBGW24J4wYYrcWqxtXnRTAWxY6NvilOUYv4/haCm7JeYiuiN2g4CwHMKa0gmS1XX5msug1ng pwtToyzNlLlQd5eO2opIro/6BUbjzDqyvYCITGYCJiQBPC5n3OmokZZA4HodZmAQfe3j+zvmfngtB vdCTS0S0Y2o71W3ls72DS2ffAPRe+Zol2lwEP+Fu+aEpMARiB3kB8FWNMpmKeEEA0otaEKdDwjsT6 HXrWcxof4k+M5gm7sIWIA2TrTkiLbap+uk0SkHxhb7cDAj7LKZ2eEKP5lhR+9dxuZTf03w79EgLqd wwHB2WEIPi6sWgD+77gQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wLUfO-00000007l1J-13XN; Fri, 08 May 2026 23:31:34 +0000 Received: from mx0a-0031df01.pphosted.com ([205.220.168.131]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wLUfK-00000007kxD-1rvX for linux-phy@lists.infradead.org; Fri, 08 May 2026 23:31:32 +0000 Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648MOEk1317526 for ; Fri, 8 May 2026 23:31:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= cZNiqJWbEkNasW3EjtPd4UizYzo77rAvgCzDeRMLYD8=; b=icIVKM0jpMTPynEE /0/QWh64sskgsZiSjtXRuhVEeO0v7IHN88FBHAWUijTNDZ5Y7/71NtCTFZSPDb4M 0/FkGtSGTihXGwxsxCVxDxWxlgZyCVuXrvcWUySAw3Ktp1U2Sp4EETgeamLdJr0L kiVVh2/tV3yHcHM6yZN68fQvXz0DXL0KF3KXNWdiJWUHiir0OFxyCMkM31lQ9dmO Iz7DMke9fETF4oku2kFFcCizJCLNMBw9ONi05fwbaHjwhBmKC0VnSieJViuKhMys f5uZ4YAGDgR5dXqHiV9T1mHlBtAF0bffj/Agd8GQnqL8gVIT9v1FvFV0dENxTnZc vHGmOQ== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1bc03gnp-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:30 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2ba9a744f7dso3439917eec.0 for ; Fri, 08 May 2026 16:31:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283089; x=1778887889; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=cZNiqJWbEkNasW3EjtPd4UizYzo77rAvgCzDeRMLYD8=; b=gUfyhzGbLc2pdizMpPhyd3UwwRQevCtcZyXF1aUq40J31xOUmXYGQOQzZgBXitS7h+ 2zhqLxS9LJo2Vd0ZgnrxCHdY3CGQrWuPsUitQWmykEWz85ezd+HfsHVWc6Wm2Hcmoz+0 SuuWdl/NUTt81/ctzHecCTf+DzI7Du8BPwJex4WVb28qnPrNEQEjBKvFlj41P9mSyXRZ oMqSvBrFnMFOGEkWFC5T1w0CIT/NwE10loWsWwoU6ByznYfAjR97i7ZkxVKdtmPiyZo9 Pl9bNFxlfqmkG2RThqXJ+toYeaeN3Qcrd6/YORbdGNO04HoKcAzuVKIB4b5vPySDBLDC hvaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283089; x=1778887889; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=cZNiqJWbEkNasW3EjtPd4UizYzo77rAvgCzDeRMLYD8=; b=UNY1kQYiZOZ/6O9dHPsqh14xZDiMkddVJEwAmu/h+nv+WIWQy3DYPc0eefyADZoMR3 eWkXn5lV/tRYFPGsVNy9nKbBp5CIPj+KdJn4dFzwRDkv5QgfOZC2j4QxzCkQ0pWrQYdh 9c7SdTarKRrzLPtD2e04gt4V4z+F5gpoFPfob+OPuMAvLhC/BoowiNcM2MjF2T4Ylas8 BEfijzVLK6/RtzV3qkyFGv+Oo3RMXQmoNrJqDfkZgg93ygYKqKSruK4EK1f7crUZPcmr 1lPwczubIA7puA38pxR2Rs4VRoKg1odNKsEh3kzYKnXKtvQAIT3EnK1gikNOnhFygWZI TC7w== X-Forwarded-Encrypted: i=1; AFNElJ9FMOy5tPHslAoyZwtHBc0gSHNUccsJQJGruLRAo818j9VdVa5XVoMuauiaJHvHXNFTMMk5OnQi/xI=@lists.infradead.org X-Gm-Message-State: AOJu0YwewY12rgYYo2EniZs5f5D9v/gsTtU7Y+Bf8JokAYbxlrqxS30p XSqqHJupP/wmxiUtrXxrsik1pLNaBgB266/7O6oEV8RTEB1KOZQt9PgU3INiwD0cVOXzQeoxlX3 PPmVOosFtSViU1r6NNGf4sOC5z9ZTzA+/GRBuUz29j3+0iAlv/uZSTHOlauqjUFQ2BY9V X-Gm-Gg: Acq92OFBXcyg0NnRvTGw14kklr2zp6jRTfXrUSImfRJxXjxuUHJ1HunGC3IadOUz1t7 mb3NKCZwIYYEvbmFh6dmPj+COF9hn9FIFT+RBkC4zVsVk9+klnKXtI7HhUIfY40JLJU8DvrxdIQ 2LBAK3LOIFnLp4jzx3iW9EtR8iLw/mCMPKNmhVWjiImaLrNj4Kohs0wbqgp+A5WEHSe518qNBnr kty67JYrbCQkh+A/cP+f3nbrH/2E6WvZr8z/qiqnixwKBGQG2tYY2+Zh+qDY2Tty0hkSBxqYKhE 1pNctn19bzovc3zaSCPAyjS/4b+KULMJ3WbSfQjAs1uMMhYlzRZ3+c1B+HTz1FuwTXpmFQLno2P azmmhw3JDvDMKXWqJOlgKz2c7snQg1p39Zz4qekwPY8XxPYeFrZ5vkayRc+8= X-Received: by 2002:a05:7300:724b:b0:2f8:1f2b:bb5d with SMTP id 5a478bee46e88-2fb4dc64acfmr72311eec.25.1778283089336; Fri, 08 May 2026 16:31:29 -0700 (PDT) X-Received: by 2002:a05:7300:724b:b0:2f8:1f2b:bb5d with SMTP id 5a478bee46e88-2fb4dc64acfmr72290eec.25.1778283088658; Fri, 08 May 2026 16:31:28 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:28 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:22 +0000 Subject: [PATCH 07/10] phy: qcom-qmp: qserdes-txrx: Add v10.60 register offsets MIME-Version: 1.0 Message-Id: <20260508-hawi-phy-pcie-v1-7-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=7004; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=vfLZQA0CCbl1QXldfy6CoH4yZcYAenCkW3y8IH9Sbb8=; b=bmvtUYIFshNewunoSVhSb6tAx1rE1/5kX2iA1qfTi3W7ZgACnNKSjABOatUqv0yJLGU1/zpmG 3+44mZ7aNqmDz6nrgeGrJBaXZtYl6n2vsW6B4zDjsR0EXYs8kDTL2b8 X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX6PnmDALNPAyv eT4c3JT6t3HaI9qrLd6nCWQ3Ad0rSkU7jItbgpUPXtg9RHJgPcPT7XiFH2p4tFUrr9fZsYHsJ4i b3SBpk4UaJi8deUJ+B/K2HHWwLyIoCc5dqgvYafY3TpFK8Kaliu+pfNMTzkpgl5sP4H0rHWD5qh salc00q9ENU/s7cQiRLvP+e25/3uB/FbHt7AyPn/B4dH7ucaBQFpp8X0qFt9mARuDHoSRNRJaDh FGCU21AGU/Z3iQ0ZfToK4H8ifA9GH27vJUZGnMCu3lmV6lHJGGVSBMqfo0XM421fFI+fNI8aEuH d5zawAbwc3olHd7aqsTv2HV1ZnKMcgRw62uT8czlxYHezZxHKwMXDns2l1VHTmDz1g4WcYNq5/L vbhrhcFuLepU6RPhTk8F/YKKgHlIrLcPgJT5jrDMMFv/bU3cvBdjnmOIFhxDGUC+pfFf3VhmE3O 5Ig5eTXd3misor+StxA== X-Proofpoint-GUID: 4sJih6fv5MpwX6QIrTxgvdmuw515_Eg7 X-Authority-Analysis: v=2.4 cv=JJQLdcKb c=1 sm=1 tr=0 ts=69fe7252 cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=3YFJjVyaoLhYZoL7l5QA:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-ORIG-GUID: 4sJih6fv5MpwX6QIrTxgvdmuw515_Eg7 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 impostorscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 clxscore=1011 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260508_163130_494349_A28315DD X-CRM114-Status: GOOD ( 13.44 ) X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org Hawi SoC bumps the HW version of QMP phy to v10.60 for PCIe. Add the new qserdes TX RX offsets in a dedicated header file. Signed-off-by: Matthew Leung --- .../qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h | 109 +++++++++++++++++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 1 + 2 files changed, 110 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h new file mode 100644 index 000000000000..3150a494685e --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h @@ -0,0 +1,109 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V10_60_H_ +#define QCOM_PHY_QMP_QSERDES_TXRX_V10_60_H_ + +#define QSERDES_V10_60_TXRX_RES_CODE_LANE_OFFSET_TX 0x034 +#define QSERDES_V10_60_TXRX_RES_CODE_LANE_OFFSET_RX 0x038 +#define QSERDES_V10_60_TXRX_LANE_MODE_1 0x080 +#define QSERDES_V10_60_TXRX_LANE_MODE_2 0x084 +#define QSERDES_V10_60_TXRX_LANE_MODE_3 0x088 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE1 0x0c8 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE2 0x0cc +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE3 0x0d0 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE4 0x0d4 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE1 0x0e0 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE2 0x0e4 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE3 0x0e8 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE4 0x0ec +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL1 0x12c +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL2 0x130 +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL3 0x134 +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL4 0x138 +#define QSERDES_V10_60_TXRX_SVS_MODE_CTRL 0x19c +#define QSERDES_V10_60_TXRX_RXCLK_DIV2_CTRL 0x1a0 +#define QSERDES_V10_60_TXRX_RX_BAND_CTRL0 0x1a4 +#define QSERDES_V10_60_TXRX_RX_TERM_BW_CTRL0 0x1ac +#define QSERDES_V10_60_TXRX_RX_TERM_BW_CTRL1 0x1b0 +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE1 0x1b8 +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE2 0x1bc +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE3 0x1c0 +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE4 0x1c4 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE1 0x1d0 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE2 0x1d4 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE3 0x1d8 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE4 0x1dc +#define QSERDES_V10_60_TXRX_UCDR_PI_CONTROLS 0x1e4 +#define QSERDES_V10_60_TXRX_AUXDATA_BIN_RATE3 0x200 +#define QSERDES_V10_60_TXRX_AUXDATA_BIN_RATE4 0x204 +#define QSERDES_V10_60_TXRX_EOM_MAX_ERR_LIMIT_LSB 0x218 +#define QSERDES_V10_60_TXRX_EOM_MAX_ERR_LIMIT_MSB 0x21c +#define QSERDES_V10_60_TXRX_VGA_CAL_CNTRL1 0x280 +#define QSERDES_V10_60_TXRX_VGA_CAL_MAN_VAL 0x288 +#define QSERDES_V10_60_TXRX_GM_CAL 0x29c +#define QSERDES_V10_60_TXRX_RX_EQU_ADAPTOR_CNTRL6 0x2b8 +#define QSERDES_V10_60_TXRX_SIGDET_ENABLES 0x2d4 +#define QSERDES_V10_60_TXRX_SIGDET_CNTRL 0x2d8 +#define QSERDES_V10_60_TXRX_SIGDET_LVL 0x2dc +#define QSERDES_V10_60_TXRX_SIGDET_DEGLITCH_CNTRL 0x2e0 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B0 0x314 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B1 0x318 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B2 0x31c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B3 0x320 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B4 0x324 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B5 0x328 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B6 0x32c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B7 0x330 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B8 0x334 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B9 0x338 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B10 0x33c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B0 0x340 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B1 0x344 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B2 0x348 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B3 0x34c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B4 0x350 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B5 0x354 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B6 0x358 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B7 0x35c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B8 0x360 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B9 0x364 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B10 0x368 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B0 0x36c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B1 0x370 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B2 0x374 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B3 0x378 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B4 0x37c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B5 0x380 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B6 0x384 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B7 0x388 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B8 0x38c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B9 0x390 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B10 0x394 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B0 0x398 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B1 0x39c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B2 0x3a0 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B3 0x3a4 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B4 0x3a8 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B5 0x3ac +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B6 0x3b0 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B7 0x3b4 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B8 0x3b8 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B9 0x3bc +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B10 0x3c0 +#define QSERDES_V10_60_TXRX_Q_PI_INTRINSIC_BIAS_RATE32 0x478 +#define QSERDES_V10_60_TXRX_Q_PI_INTRINSIC_BIAS_RATE45 0x47c +#define QSERDES_V10_60_TXRX_SIGDET_CAL_CTRL1 0x4c8 +#define QSERDES_V10_60_TXRX_SIGDET_CAL_CTRL2 0x4cc +#define QSERDES_V10_60_TXRX_SIGDET_CAL_TRIM 0x4d0 +#define QSERDES_V10_60_TXRX_TX_BAND0 0x4e8 +#define QSERDES_V10_60_TXRX_TX_BAND1 0x4ec +#define QSERDES_V10_60_TXRX_SEL_10B_8B 0x4f4 +#define QSERDES_V10_60_TXRX_SEL_20B_10B 0x4f8 +#define QSERDES_V10_60_TXRX_EQ_RCF_CTRL_RATE3 0x53c +#define QSERDES_V10_60_TXRX_EQ_RCF_CTRL_RATE4 0x540 +#define QSERDES_V10_60_TXRX_PHPRE_CTRL 0x5e8 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy-qcom-qmp.h index 85da2581ef90..e461a000da48 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -43,6 +43,7 @@ #include "phy-qcom-qmp-qserdes-txrx-v10.h" #include "phy-qcom-qmp-qserdes-com-v10_60.h" +#include "phy-qcom-qmp-qserdes-txrx-v10_60.h" #include "phy-qcom-qmp-qserdes-pll.h" -- 2.34.1 -- linux-phy mailing list linux-phy@lists.infradead.org https://lists.infradead.org/mailman/listinfo/linux-phy