From: Rob Herring <robh@kernel.org>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: "Andy Gross" <agross@kernel.org>,
"Bjorn Andersson" <bjorn.andersson@linaro.org>,
"Vinod Koul" <vkoul@kernel.org>,
"Kishon Vijay Abraham I" <kishon@ti.com>,
"Stanimir Varbanov" <svarbanov@mm-sol.com>,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Wilczyński" <kw@linux.com>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-phy@lists.infradead.org,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>
Subject: Re: [PATCH v4 01/10] dt-bindings: pci: qcom: Document PCIe bindings for SM8450
Date: Wed, 15 Dec 2021 15:37:21 -0600 [thread overview]
Message-ID: <YbpgEQkPBG8QS/0w@robh.at.kernel.org> (raw)
In-Reply-To: <20211214225846.2043361-2-dmitry.baryshkov@linaro.org>
On Wed, Dec 15, 2021 at 01:58:37AM +0300, Dmitry Baryshkov wrote:
> Document the PCIe DT bindings for SM8450 SoC.The PCIe IP is similar
> to the one used on SM8250. Add the compatible for SM8450.
>
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> Acked-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
> ---
> .../devicetree/bindings/pci/qcom,pcie.txt | 21 ++++++++++++++++++-
> 1 file changed, 20 insertions(+), 1 deletion(-)
I hope someone decides to convert this to schema soon...
>
> diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt b/Documentation/devicetree/bindings/pci/qcom,pcie.txt
> index a0ae024c2d0c..73bc763c5009 100644
> --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt
> +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt
> @@ -15,6 +15,7 @@
> - "qcom,pcie-sc8180x" for sc8180x
> - "qcom,pcie-sdm845" for sdm845
> - "qcom,pcie-sm8250" for sm8250
> + - "qcom,pcie-sm8450" for sm8450
> - "qcom,pcie-ipq6018" for ipq6018
>
> - reg:
> @@ -169,6 +170,24 @@
> - "ddrss_sf_tbu" PCIe SF TBU clock
> - "pipe" PIPE clock
>
> +- clock-names:
> + Usage: required for sm8450
> + Value type: <stringlist>
> + Definition: Should contain the following entries
> + - "aux" Auxiliary clock
> + - "cfg" Configuration clock
> + - "bus_master" Master AXI clock
> + - "bus_slave" Slave AXI clock
> + - "slave_q2a" Slave Q2A clock
> + - "tbu" PCIe TBU clock
> + - "ddrss_sf_tbu" PCIe SF TBU clock
> + - "pipe" PIPE clock
> + - "pipe_mux" PIPE MUX
> + - "phy_pipe" PIPE output clock
> + - "ref" REFERENCE clock
> + - "aggre0" Aggre NoC PCIe0 AXI clock
> + - "aggre1" Aggre NoC PCIe1 AXI clock
> +
> - resets:
> Usage: required
> Value type: <prop-encoded-array>
> @@ -246,7 +265,7 @@
> - "ahb" AHB reset
>
> - reset-names:
> - Usage: required for sc8180x, sdm845 and sm8250
> + Usage: required for sc8180x, sdm845, sm8250 and sm8450
> Value type: <stringlist>
> Definition: Should contain the following entries
> - "pci" PCIe core reset
> --
> 2.33.0
>
>
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
next prev parent reply other threads:[~2021-12-15 21:37 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-12-14 22:58 [PATCH v4 00/10] qcom: add support for PCIe0 on SM8450 platform Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 01/10] dt-bindings: pci: qcom: Document PCIe bindings for SM8450 Dmitry Baryshkov
2021-12-15 21:37 ` Rob Herring [this message]
2021-12-15 21:37 ` Rob Herring
2021-12-14 22:58 ` [PATCH v4 02/10] dt-bindings: phy: qcom, qmp: Add SM8450 PCIe PHY bindings Dmitry Baryshkov
2021-12-15 21:37 ` Rob Herring
2021-12-18 5:55 ` Vinod Koul
2021-12-14 22:58 ` [PATCH v4 03/10] phy: qcom-qmp: Add SM8450 PCIe0 PHY support Dmitry Baryshkov
2021-12-18 5:56 ` Vinod Koul
2021-12-14 22:58 ` [PATCH v4 04/10] PCI: qcom: Remove redundancy between qcom_pcie and qcom_pcie_cfg Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 05/10] PCI: qcom: Add ddrss_sf_tbu flag Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 06/10] PCI: qcom: Add SM8450 PCIe support Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 07/10] arm64: dts: qcom: sm8450: add PCIe0 PHY node Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 08/10] arm64: dts: qcom: sm8450: add PCIe0 RC device Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 09/10] arm64: dts: qcom: sm8450-qrd: enable PCIe0 PHY device Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 10/10] arm64: dts: qcom: sm8450-qrd: enable PCIe0 host Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YbpgEQkPBG8QS/0w@robh.at.kernel.org \
--to=robh@kernel.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=kishon@ti.com \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=manivannan.sadhasivam@linaro.org \
--cc=svarbanov@mm-sol.com \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).