Linux-PHY Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Krzysztof Kozlowski <krzk@kernel.org>
To: George Moussalem <george.moussalem@outlook.com>
Cc: Vinod Koul <vkoul@kernel.org>,
	Neil Armstrong <neil.armstrong@linaro.org>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Praveenkumar I <praveenkumar.i@oss.qualcomm.com>,
	Philipp Zabel <p.zabel@pengutronix.de>,
	Bjorn Andersson <andersson@kernel.org>,
	Konrad Dybcio <konradybcio@kernel.org>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>,
	Nitheesh Sekar <quic_nsekar@quicinc.com>,
	Wesley Cheng <quic_wcheng@quicinc.com>,
	Manivannan Sadhasivam <mani@kernel.org>,
	linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-usb@vger.kernel.org
Subject: Re: [PATCH v3 01/12] dt-bindings: phy: qcom,ipq5332-uniphy-pcie: Change to PCIe/USB3 combo PHY
Date: Mon, 31 Aug 2026 14:30:23 +0200	[thread overview]
Message-ID: <d69efb1c-4ab3-4148-8b98-035377852da6@kernel.org> (raw)
In-Reply-To: <SN7PR19MB6736B881B203BF5746F0DEE39DAC2@SN7PR19MB6736.namprd19.prod.outlook.com>

On 28/08/2026 12:51, George Moussalem wrote:
> On 8/28/26 14:09, Krzysztof Kozlowski wrote:
>> On Tue, Aug 25, 2026 at 04:37:18PM +0400, George Moussalem wrote:
>>> This PHY is a PCIE/USB3 multi-purpose PHY. Initial support was added for
>>> PCIe only, so rename the binding and add support for USB3 PHY mode.
>>>
>>> The PCIe and USB physical pads are muxed and selection is done via a
>>> control register in TCSR. Add a new property to the binding to enable
>>> switching the default PCIe mux selection to USB3 mode.
>>>
>>> In addition, USB3 mode requires a 5V supply, so add a vdd-supply
>>> property for it.
>>>
>>> Signed-off-by: George Moussalem <george.moussalem@outlook.com>
>>> ---
>>>  .../bindings/phy/qcom,ipq5332-uniphy-pcie-phy.yaml | 109 ----------------
>>>  .../phy/qcom,ipq5332-uniphy-pcie-usb3-phy.yaml     | 141 +++++++++++++++++++++
>>>  include/dt-bindings/phy/phy-qcom-qmp.h             |   4 +
>>>  3 files changed, 145 insertions(+), 109 deletions(-)
>>>
>>> diff --git a/Documentation/devicetree/bindings/phy/qcom,ipq5332-uniphy-pcie-phy.yaml b/Documentation/devicetree/bindings/phy/qcom,ipq5332-uniphy-pcie-phy.yaml
>>> deleted file mode 100644
>>> index 6e9df81441e9..000000000000
>>
>> Please do not rename the binding. Old name was correct. New one is not,
>> otherwise please point me to the compatible like that.
> 
> I thought we had come to the conclusion it's the same device in the
> discussion in v2:
> https://lore.kernel.org/all/gn43qixdtbq5iyfqvzibdtx4lmwpkt2ieahr7oqsxxjfpldb6d@xbxhbdrq4e6b/
> 

How is it relevant to renaming of the file?

> I've split up this series into 3 as in the cover letter:
> 1. Flatten USB Controller Nodes on IPQ SoCs
>    link:
> https://lore.kernel.org/r/20260825-ipq-flatten-usb-v1-0-5c1f3170bbe9@outlook.com
> 2. Enable USB3 for Qualcomm IPQ5018 (this patch series)
> 3. Enable USB3 for Qualcomm IPQ5332 (to be submitted)

How is this relevant?

Best regards,
Krzysztof

-- 
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy

  reply	other threads:[~2026-08-31 12:30 UTC|newest]

Thread overview: 30+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-25 12:37 [PATCH v3 00/12] Enable USB3 for Qualcomm IPQ5018 George Moussalem via B4 Relay
2026-08-25 12:37 ` [PATCH v3 01/12] dt-bindings: phy: qcom,ipq5332-uniphy-pcie: Change to PCIe/USB3 combo PHY George Moussalem via B4 Relay
2026-08-28 10:09   ` Krzysztof Kozlowski
2026-08-28 10:51     ` George Moussalem
2026-08-31 12:30       ` Krzysztof Kozlowski [this message]
2026-09-01  9:52         ` George Moussalem
2026-08-25 12:37 ` [PATCH v3 02/12] dt-bindings: phy: qcom,ipq5332-uniphy-pcie-usb3: Document the IPQ5018 USB3 PHY George Moussalem via B4 Relay
2026-08-25 12:37 ` [PATCH v3 03/12] phy: qualcomm: qcom-uniphy-pcie-28lp: Convert to PCIe/USB3 combo PHY driver George Moussalem via B4 Relay
2026-09-01 13:12   ` Konrad Dybcio
2026-08-25 12:37 ` [PATCH v3 04/12] phy: qualcomm: qcom-uniphy-pcie-usb3-28lp: Refactor init regs table definitions George Moussalem via B4 Relay
2026-09-01 13:13   ` Konrad Dybcio
2026-08-25 12:37 ` [PATCH v3 05/12] phy: qualcomm: qcom-uniphy-pcie-usb3-28lp: Use bulk reset_control API George Moussalem via B4 Relay
2026-09-01 13:16   ` Konrad Dybcio
2026-08-25 12:37 ` [PATCH v3 06/12] phy: qualcomm: qcom-uniphy-pcie-usb3-28lp: Improve error handling in power_on George Moussalem via B4 Relay
2026-09-01 13:17   ` Konrad Dybcio
2026-08-25 12:37 ` [PATCH v3 07/12] phy: qualcomm: qcom-uniphy-pcie-usb3-28lp: Add support for USB3 PHY on IPQ5018 George Moussalem via B4 Relay
2026-09-01 13:21   ` Konrad Dybcio
2026-09-01 13:23   ` Konrad Dybcio
2026-08-25 12:37 ` [PATCH v3 08/12] arm64: dts: qcom: ipq5018: Add USB Super-Speed PHY node George Moussalem via B4 Relay
2026-08-25 12:37 ` [PATCH v3 09/12] dt-bindings: usb: qcom,snps-dwc3: Add clocks for USB3 on Qualcomm IPQ5018 George Moussalem via B4 Relay
2026-08-25 12:37 ` [PATCH v3 10/12] arm64: dts: qcom: ipq5018: Add clocks required for USB3 support George Moussalem via B4 Relay
2026-09-01 13:23   ` Konrad Dybcio
2026-08-25 12:37 ` [PATCH v3 11/12] arm64: dts: qcom: ipq5018: Add Super-Speed UNIPHY to USB node George Moussalem via B4 Relay
2026-09-01 13:23   ` Konrad Dybcio
2026-08-25 12:37 ` [PATCH v3 12/12] arm64: dts: qcom: ipq5018: Enable USB Super-Speed PHY George Moussalem via B4 Relay
2026-09-01 13:23   ` Konrad Dybcio
2026-09-01 13:24   ` Konrad Dybcio
2026-09-03  4:57     ` George Moussalem
2026-08-27 19:06 ` [PATCH v3 00/12] Enable USB3 for Qualcomm IPQ5018 Stanislaw Pal
2026-09-03  7:54 ` Konrad Dybcio

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=d69efb1c-4ab3-4148-8b98-035377852da6@kernel.org \
    --to=krzk@kernel.org \
    --cc=andersson@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=george.moussalem@outlook.com \
    --cc=gregkh@linuxfoundation.org \
    --cc=konradybcio@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-phy@lists.infradead.org \
    --cc=linux-usb@vger.kernel.org \
    --cc=mani@kernel.org \
    --cc=neil.armstrong@linaro.org \
    --cc=p.zabel@pengutronix.de \
    --cc=praveenkumar.i@oss.qualcomm.com \
    --cc=quic_nsekar@quicinc.com \
    --cc=quic_wcheng@quicinc.com \
    --cc=robh@kernel.org \
    --cc=varadarajan.narayanan@oss.qualcomm.com \
    --cc=vkoul@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox